{"id":"https://openalex.org/W2169400452","doi":"https://doi.org/10.1109/icsmc.2009.5346775","title":"Energy efficient swing signal generation circuits for clock distribution networks","display_name":"Energy efficient swing signal generation circuits for clock distribution networks","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2169400452","doi":"https://doi.org/10.1109/icsmc.2009.5346775","mag":"2169400452"},"language":"en","primary_location":{"id":"doi:10.1109/icsmc.2009.5346775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsmc.2009.5346775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Systems, Man and Cybernetics","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071494100","display_name":"Khader Mohammad","orcid":"https://orcid.org/0000-0003-0047-2107"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khader Mohammad","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101603810","display_name":"Liu Bao","orcid":"https://orcid.org/0000-0001-8829-1065"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bao Liu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048285657","display_name":"Sos \u0421. Agaian","orcid":"https://orcid.org/0000-0003-4601-4507"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sos Agaian","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45438204"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3495","last_page":"3498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.7194862365722656},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5464339852333069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5297651886940002},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5288746356964111},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5278603434562683},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5232599973678589},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.49386435747146606},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4624389111995697},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4273831844329834},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.41318923234939575},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.388701856136322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3432050347328186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33664917945861816}],"concepts":[{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.7194862365722656},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5464339852333069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5297651886940002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5288746356964111},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5278603434562683},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5232599973678589},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.49386435747146606},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4624389111995697},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4273831844329834},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.41318923234939575},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.388701856136322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3432050347328186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33664917945861816},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsmc.2009.5346775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsmc.2009.5346775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Systems, Man and Cybernetics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1571252527","https://openalex.org/W2046641314","https://openalex.org/W2115301364","https://openalex.org/W2121169595","https://openalex.org/W2155062435","https://openalex.org/W2167848093","https://openalex.org/W6634183919"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2580743037","https://openalex.org/W127821896","https://openalex.org/W2302577261","https://openalex.org/W2122938731","https://openalex.org/W2178512053","https://openalex.org/W2160574794","https://openalex.org/W3023368799","https://openalex.org/W1900707063"],"abstract_inverted_index":{"We":[0,27],"propose":[1,28],"Reduced":[2],"Voltage":[3,17],"Swing":[4,18],"(RVS)":[5],"signaling":[6,20],"(by":[7],"elevating":[8],"the":[9,23],"logic":[10,24,40,43],"0":[11,44],"voltage)":[12],"as":[13],"opposed":[14],"to":[15],"Low":[16],"(LVS)":[19],"(which":[21],"reduces":[22],"1":[25],"voltage).":[26],"an":[29,36,98],"inverter":[30],"which":[31],"generates":[32],"RVS":[33,48,95],"signals,":[34],"and":[35,58,67,85],"extension":[37],"with":[38],"programmable":[39],"for":[41],"adjusted":[42],"voltage.":[45],"The":[46],"proposed":[47],"scheme":[49],"achieves":[50,97],"reduced":[51],"active":[52,102],"power":[53,64,103],"consumption,":[54],"minimum":[55,59,69],"performance":[56,107],"degradation":[57],"area":[60],"overhead":[61],"(without":[62],"extra":[63,72],"supply":[65],"network":[66],"a":[68],"number":[70],"of":[71,75,100],"transistors).":[73],"Application":[74],"multi-threshold":[76],"voltage":[77],"design":[78],"further":[79],"alleviates":[80],"compromises":[81],"on":[82,90],"noise":[83],"margin":[84],"leakage.":[86],"Experimental":[87],"results":[88],"based":[89],"SPICE":[91],"simulation":[92],"show":[93],"that":[94],"clocking":[96],"average":[99],"37%":[101],"consumption":[104],"reduction,":[105],"8%":[106],"degradation.":[108]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}