{"id":"https://openalex.org/W2290569944","doi":"https://doi.org/10.1109/icsipa.2015.7412256","title":"FPGA implementation of chaotic based AES image encryption algorithm","display_name":"FPGA implementation of chaotic based AES image encryption algorithm","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2290569944","doi":"https://doi.org/10.1109/icsipa.2015.7412256","mag":"2290569944"},"language":"en","primary_location":{"id":"doi:10.1109/icsipa.2015.7412256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsipa.2015.7412256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Signal and Image Processing Applications (ICSIPA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024140876","display_name":"Syed Shahzad Hussain Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I173207729","display_name":"University of Engineering and Technology Taxila","ror":"https://ror.org/03v00ka07","country_code":"PK","type":"education","lineage":["https://openalex.org/I173207729"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Syed Shahzad Hussain Shah","raw_affiliation_strings":["University of Engineering and Technology, Taxila, PK"],"affiliations":[{"raw_affiliation_string":"University of Engineering and Technology, Taxila, PK","institution_ids":["https://openalex.org/I173207729"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046320784","display_name":"Gulistan Raja","orcid":"https://orcid.org/0000-0003-2026-1219"},"institutions":[{"id":"https://openalex.org/I173207729","display_name":"University of Engineering and Technology Taxila","ror":"https://ror.org/03v00ka07","country_code":"PK","type":"education","lineage":["https://openalex.org/I173207729"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Gulistan Raja","raw_affiliation_strings":["Department of Electrical Engineering, University of Engineering and Technology Taxila, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Engineering and Technology Taxila, Pakistan","institution_ids":["https://openalex.org/I173207729"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024140876"],"corresponding_institution_ids":["https://openalex.org/I173207729"],"apc_list":null,"apc_paid":null,"fwci":0.1999,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.61171894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"574","last_page":"577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7832669615745544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.762690544128418},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.7253570556640625},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.699214518070221},{"id":"https://openalex.org/keywords/encryption-software","display_name":"Encryption software","score":0.6885815262794495},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6466700434684753},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.635554313659668},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6286507844924927},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.5080995559692383},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4911007881164551},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.4173927903175354},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3727934956550598},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.356139600276947},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3558192849159241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33463340997695923},{"id":"https://openalex.org/keywords/public-key-cryptography","display_name":"Public-key cryptography","score":0.26688873767852783},{"id":"https://openalex.org/keywords/deterministic-encryption","display_name":"Deterministic encryption","score":0.14656949043273926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08679071068763733}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7832669615745544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.762690544128418},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.7253570556640625},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.699214518070221},{"id":"https://openalex.org/C158104961","wikidata":"https://www.wikidata.org/wiki/Q5375622","display_name":"Encryption software","level":5,"score":0.6885815262794495},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6466700434684753},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.635554313659668},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6286507844924927},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.5080995559692383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4911007881164551},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.4173927903175354},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3727934956550598},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.356139600276947},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3558192849159241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33463340997695923},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.26688873767852783},{"id":"https://openalex.org/C57795399","wikidata":"https://www.wikidata.org/wiki/Q5265706","display_name":"Deterministic encryption","level":4,"score":0.14656949043273926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08679071068763733}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsipa.2015.7412256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsipa.2015.7412256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Signal and Image Processing Applications (ICSIPA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1975439487","https://openalex.org/W1975996547","https://openalex.org/W2019601051","https://openalex.org/W2039973022","https://openalex.org/W2044514312","https://openalex.org/W2120485880","https://openalex.org/W2146336244","https://openalex.org/W2355550369","https://openalex.org/W2535148059","https://openalex.org/W6729259705"],"related_works":["https://openalex.org/W2392288291","https://openalex.org/W3027054693","https://openalex.org/W2393941228","https://openalex.org/W2398445454","https://openalex.org/W2362007337","https://openalex.org/W3108355815","https://openalex.org/W2366987863","https://openalex.org/W2385743990","https://openalex.org/W2380791432","https://openalex.org/W1703859826"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,27,60,86,90,96],"FPGA":[4,124],"implementation":[5],"of":[6,21,46,49,138],"chaotic":[7,22,35],"based":[8],"advanced":[9],"encryption":[10,38],"standard":[11],"(AES)":[12],"using":[13,103],"pipeline":[14],"technique.":[15],"The":[16,43,79,98,126],"algorithm":[17],"is":[18,32,39,66,81,101,134],"a":[19],"combination":[20],"maps":[23,36],"and":[24,37,53,83,106,140],"AES.":[25,42],"In":[26],"proposed":[28,99,132],"architecture,":[29],"AES":[30,50,120],"key":[31,74,80,87],"generated":[33],"by":[34,41],"done":[40],"internal":[44],"operations":[45],"each":[47,76],"round":[48,69,73],"are":[51,56,114],"optimized":[52],"parallel":[54],"RAMs":[55],"used":[57],"to":[58],"implement":[59],"Sub-Bytes":[61],"operation.":[62],"Key":[63],"expansion":[64],"unit":[65,70],"synchronized":[67],"with":[68,116],"which":[71,94],"generate":[72],"in":[75,89,136],"clock":[77,92],"cycle.":[78],"stored":[82],"read":[84],"from":[85],"RAM":[88],"same":[91,123],"cycle":[93],"increases":[95],"speed.":[97],"architecture":[100,133],"implemented":[102],"Verilog":[104],"HDL":[105],"Xilinx":[107],"ISE":[108],"Design":[109],"Suite":[110],"14.5.":[111],"Implementation":[112],"results":[113,128],"compared":[115],"previously":[117],"reported":[118],"pipelined":[119],"architectures":[121],"on":[122],"devices.":[125],"comparison":[127],"show":[129],"that":[130],"our":[131],"efficient":[135],"terms":[137],"speed":[139],"area.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}