{"id":"https://openalex.org/W3108372239","doi":"https://doi.org/10.1109/icset51301.2020.9265388","title":"Reconfigurable Systolic-based Pyramidal Neuron Block for CNN Acceleration on FPGA","display_name":"Reconfigurable Systolic-based Pyramidal Neuron Block for CNN Acceleration on FPGA","publication_year":2020,"publication_date":"2020-11-09","ids":{"openalex":"https://openalex.org/W3108372239","doi":"https://doi.org/10.1109/icset51301.2020.9265388","mag":"3108372239"},"language":"en","primary_location":{"id":"doi:10.1109/icset51301.2020.9265388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icset51301.2020.9265388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 10th International Conference on System Engineering and Technology (ICSET)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006892783","display_name":"Hossam O. Ahmed","orcid":"https://orcid.org/0000-0002-6825-9786"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Hossam O. Ahmed","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056157768","display_name":"Maged Ghoneima","orcid":"https://orcid.org/0000-0002-7911-5235"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Maged Ghoneima","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000468193","display_name":"Mohamed Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006892783"],"corresponding_institution_ids":["https://openalex.org/I107720978"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11938616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"wp504 (v1 0 1)","issue":null,"first_page":"179","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7155338525772095},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6885179281234741},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.665590763092041},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6230351328849792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49053114652633667},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4867851436138153},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4567303955554962},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4462347626686096},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4455806612968445},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4288177490234375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4265245199203491},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.4135086238384247},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.3578299880027771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3431078791618347},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.20636078715324402},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1705564260482788},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11998492479324341},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07815590500831604},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07704126834869385}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7155338525772095},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6885179281234741},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.665590763092041},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6230351328849792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49053114652633667},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4867851436138153},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4567303955554962},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4462347626686096},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4455806612968445},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4288177490234375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4265245199203491},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.4135086238384247},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.3578299880027771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3431078791618347},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.20636078715324402},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1705564260482788},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11998492479324341},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07815590500831604},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07704126834869385},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icset51301.2020.9265388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icset51301.2020.9265388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 10th International Conference on System Engineering and Technology (ICSET)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W2092633783","https://openalex.org/W2127243386","https://openalex.org/W2177838837","https://openalex.org/W2337344472","https://openalex.org/W2475840367","https://openalex.org/W2613491136","https://openalex.org/W2616014673","https://openalex.org/W2625954420","https://openalex.org/W2734572653","https://openalex.org/W2745228312","https://openalex.org/W2762374354","https://openalex.org/W2794754997","https://openalex.org/W2829683544","https://openalex.org/W2900338180","https://openalex.org/W2901548170","https://openalex.org/W2945823799","https://openalex.org/W2963831937","https://openalex.org/W6685682220","https://openalex.org/W6703414193","https://openalex.org/W6749591257","https://openalex.org/W6756350200","https://openalex.org/W6756615233"],"related_works":["https://openalex.org/W2541658314","https://openalex.org/W579454177","https://openalex.org/W4286901728","https://openalex.org/W2797902698","https://openalex.org/W3215589575","https://openalex.org/W1482601373","https://openalex.org/W2908265705","https://openalex.org/W3209419112","https://openalex.org/W4386521024","https://openalex.org/W4386120762"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,136,154],"Configurable":[4],"Systolic-based":[5,113],"Pyramidal":[6],"Neuron":[7],"(CSPN)":[8],"unit":[9,26,81,106,133],"that":[10,37],"can":[11,134],"be":[12,30],"used":[13],"to":[14,29,64,140],"accelerate":[15],"the":[16,33,40,46,50,55,71,78,92,112,126,148],"different":[17,72],"Deep":[18,86],"Neural":[19,94],"Network":[20],"(DNN)":[21],"algorithms.":[22],"The":[23,75,103],"proposed":[24,79,104],"CSPN":[25,80,105,132],"is":[27,82],"suggested":[28],"one":[31],"of":[32,54,77,108],"new":[34],"embedded":[35,42],"blocks":[36],"could":[38],"replace":[39],"conventionally":[41],"blocks,":[43,48],"such":[44],"as":[45],"DSP":[47],"in":[49,62],"silicon":[51],"fabric":[52],"architectures":[53],"Field":[56],"Programmable":[57],"Gate":[58],"Array":[59,115],"(FPGA)":[60],"chips":[61],"order":[63],"enhance":[65],"their":[66],"computational":[67,137],"performance":[68],"for":[69,85,91,153],"accelerating":[70],"DNN-based":[73],"systems.":[74],"design":[76],"fully":[83],"optimized":[84],"Learning":[87],"(DL)":[88],"algorithms,":[89],"especially":[90],"Convolutional":[93],"Networks":[95],"(CNN)":[96],"using":[97,147],"VHSIC":[98],"Hardware":[99],"Description":[100],"Language":[101],"(VHDL).":[102],"consists":[107],"four":[109],"main":[110],"stages:":[111],"Multiplier":[114],"Grid,":[116],"Parallel":[117],"Signed":[118],"Adder":[119],"unit,":[120],"RELU":[121],"Activation":[122],"Function":[123],"Unit,":[124],"and":[125],"Fixed-Point":[127],"Configuration":[128],"Unit.":[129],"Each":[130],"single":[131],"achieve":[135],"throughput":[138],"up":[139],"6.22":[141],"Giga":[142],"Operation":[143],"per":[144],"Second":[145],"(GOPS)":[146],"high-density":[149],"Stratix":[150],"V":[151],"FPGAs":[152],"3\u00d73":[155],"kernel":[156],"filter":[157],"input":[158],"case.":[159]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}