{"id":"https://openalex.org/W2149776747","doi":"https://doi.org/10.1109/icsamos.2010.5642096","title":"Design of a flexible high-speed FPGA-based flow monitor for next generation networks","display_name":"Design of a flexible high-speed FPGA-based flow monitor for next generation networks","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2149776747","doi":"https://doi.org/10.1109/icsamos.2010.5642096","mag":"2149776747"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050625583","display_name":"John J. McGlone","orcid":"https://orcid.org/0000-0001-6949-2603"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"John McGlone","raw_affiliation_strings":["ECIT Queens University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"ECIT Queens University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roger Woods","raw_affiliation_strings":["ECIT Queens University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"ECIT Queens University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081759293","display_name":"Alan Marshall","orcid":"https://orcid.org/0000-0002-8058-5242"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alan Marshall","raw_affiliation_strings":["ECIT Queens University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"ECIT Queens University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031107943","display_name":"Michaela Blott","orcid":"https://orcid.org/0000-0002-7833-4057"},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Michaela Blott","raw_affiliation_strings":["Xilinx Research Laboratories, Xilinx, Inc., Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, Xilinx, Inc., Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050625583"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.21205102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8721619844436646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7673738598823547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6620357632637024},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5751977562904358},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5529353022575378},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5159853100776672},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5009236335754395},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.47700977325439453},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42673635482788086},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34645578265190125},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24229195713996887},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16066211462020874}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8721619844436646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7673738598823547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6620357632637024},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5751977562904358},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5529353022575378},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5159853100776672},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5009236335754395},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47700977325439453},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42673635482788086},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34645578265190125},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24229195713996887},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16066211462020874}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2010.5642096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W188118421","https://openalex.org/W1536288781","https://openalex.org/W2010365467","https://openalex.org/W2015981072","https://openalex.org/W2054206898","https://openalex.org/W2100626527","https://openalex.org/W2105047865","https://openalex.org/W2111102056","https://openalex.org/W2142244319","https://openalex.org/W2602861829","https://openalex.org/W6607673783","https://openalex.org/W6632074378","https://openalex.org/W6736154224"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"The":[0,144,165],"evolution":[1],"of":[2,8,31,47,92,98,101,120],"new":[3],"services":[4],"and":[5,45,65,156,175],"the":[6,43,67,112,118],"development":[7],"next":[9],"generation":[10],"networks":[11],"is":[12,25,34,40,86],"placing":[13],"severe":[14],"demands":[15],"on":[16,149],"networks.":[17,37],"In":[18],"order":[19],"to":[20,41,54,74,103,110,133,169],"support":[21],"emerging":[22],"services,":[23],"it":[24],"clear":[26],"that":[27,88],"a":[28,70,121,138,150],"higher":[29],"degree":[30],"monitoring":[32,57,94,97,173],"functionality":[33],"needed":[35],"within":[36],"One":[38],"approach":[39,73],"use":[42,119],"programmability":[44],"performance":[46],"Field":[48],"Programmable":[49],"Gate":[50],"Array":[51],"(FPGA)":[52],"technology":[53],"allow":[55],"distributed":[56],"but":[58],"this":[59],"present":[60],"challenges":[61],"around":[62],"memory":[63],"usage":[64],"highlights":[66],"need":[68],"for":[69],"strategically":[71],"different":[72,99],"how":[75],"flows":[76],"are":[77],"monitored.":[78],"A":[79,106],"novel":[80],"FPGA-based,":[81],"programmable":[82],"IP":[83],"flow":[84,126],"monitor":[85,145],"presented,":[87],"permits":[89],"various":[90,172],"forms":[91],"network":[93],"functionality,":[95],"specifically":[96],"classes":[100],"traffic,":[102],"be":[104,134],"performed.":[105],"key":[107],"aspect":[108],"was":[109],"address":[111],"traditionally":[113],"long":[114],"design":[115,125,142],"times,":[116],"through":[117],"new,":[122],"experimental,":[123],"high-level":[124],"called":[127],"Packet":[128],"Xpress":[129],"which":[130],"allowed":[131,167],"functions":[132,174],"quickly":[135],"implemented,":[136],"providing":[137],"twentyfold":[139],"speed-up":[140],"in":[141,158],"time.":[143],"has":[146],"been":[147],"implemented":[148],"Xilinx":[151],"Virtex-5":[152],"based":[153],"ML506":[154],"board":[155],"verified":[157],"hardware":[159],"using":[160],"real":[161],"Internet":[162],"traffic":[163],"traces.":[164],"platform":[166],"us":[168],"experiment":[170],"with":[171],"establish":[176],"their":[177],"resource":[178],"requirements.":[179]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}