{"id":"https://openalex.org/W2060058231","doi":"https://doi.org/10.1109/icsamos.2010.5642078","title":"Custom multi-threaded Dynamic Memory Management for Multiprocessor System-on-Chip platforms","display_name":"Custom multi-threaded Dynamic Memory Management for Multiprocessor System-on-Chip platforms","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2060058231","doi":"https://doi.org/10.1109/icsamos.2010.5642078","mag":"2060058231"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/ICSAMOS.2010.5642078","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111503427","display_name":"Alexandros Bartzas","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alexandros Bartzas","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052217926","display_name":"Iraklis Anagnostopoulos","orcid":"https://orcid.org/0000-0003-0985-3045"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Iraklis Anagnostopoulos","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":"https://orcid.org/0000-0001-8612-2700"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kiamal Pekmestzi","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076432415"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":2.0479,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.8768797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"35","issue":null,"first_page":"102","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8161808848381042},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7987456917762756},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5745050311088562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.564602792263031},{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.5301623940467834},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.487253338098526},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.48570093512535095},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.481005996465683},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46652182936668396},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4587578773498535},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.45820924639701843},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41833463311195374},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3666490912437439},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22596696019172668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8161808848381042},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7987456917762756},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5745050311088562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.564602792263031},{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.5301623940467834},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.487253338098526},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.48570093512535095},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.481005996465683},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46652182936668396},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4587578773498535},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.45820924639701843},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41833463311195374},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3666490912437439},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22596696019172668},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icsamos.2010.5642078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32820","is_oa":true,"landing_page_url":"http://doi.org/10.1109/ICSAMOS.2010.5642078","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32820","is_oa":true,"landing_page_url":"http://doi.org/10.1109/ICSAMOS.2010.5642078","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W25540566","https://openalex.org/W183950580","https://openalex.org/W803972901","https://openalex.org/W1587435951","https://openalex.org/W1841795087","https://openalex.org/W1899349177","https://openalex.org/W1974122097","https://openalex.org/W1986423234","https://openalex.org/W1990284370","https://openalex.org/W1998141415","https://openalex.org/W2014665656","https://openalex.org/W2025701688","https://openalex.org/W2067308582","https://openalex.org/W2083612255","https://openalex.org/W2108482548","https://openalex.org/W2112457107","https://openalex.org/W2115680394","https://openalex.org/W2122845760","https://openalex.org/W2128274900","https://openalex.org/W2145193539","https://openalex.org/W2151415616","https://openalex.org/W2163248697","https://openalex.org/W2165606466","https://openalex.org/W2167847645","https://openalex.org/W2751601659","https://openalex.org/W3152703111","https://openalex.org/W6601005592","https://openalex.org/W6635070925","https://openalex.org/W6638530360","https://openalex.org/W6639498907","https://openalex.org/W6744131798"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2092181573","https://openalex.org/W2106200299","https://openalex.org/W2576551918","https://openalex.org/W2540211551","https://openalex.org/W2056447856","https://openalex.org/W2994908368","https://openalex.org/W2998838928","https://openalex.org/W2178653557","https://openalex.org/W2124403023"],"abstract_inverted_index":{"We":[0],"address":[1],"the":[2,19,34,50,61,67,82],"problem":[3],"of":[4,21,38,63],"custom":[5],"Dynamic":[6],"Memory":[7],"Management":[8],"(DMM)":[9],"in":[10,27,90],"Multi-Processor":[11],"System-on-Chip":[12],"(MPSoC)":[13],"architectures.":[14],"Customization":[15],"is":[16,45],"enabled":[17],"through":[18,60],"definition":[20],"a":[22,28,74],"design":[23,51],"space":[24],"that":[25,81],"captures":[26],"global,":[29],"modular":[30],"and":[31],"parameterized":[32],"manner":[33],"primitive":[35],"building":[36],"blocks":[37],"multi-threaded":[39],"DMM.":[40],"A":[41],"systematic":[42],"exploration":[43,100],"methodology":[44,84],"proposed":[46,68,83],"to":[47],"efficiently":[48],"traverse":[49],"space.":[52],"Customized":[53],"Pareto":[54],"DMM":[55],"configurations":[56],"are":[57],"automatically":[58],"generated":[59],"development":[62],"software":[64],"tools":[65],"implementing":[66],"methodology.":[69],"Experimental":[70],"evaluation":[71],"based":[72],"on":[73],"real-life":[75],"multithreaded":[76],"dynamic":[77,94],"network":[78],"application":[79],"show":[80],"delivers":[85],"higher":[86],"quality":[87],"(application-specific)":[88],"solutions":[89],"comparison":[91],"with":[92,98],"state-of-the-art":[93],"memory":[95],"managers":[96],"together":[97],"62%":[99],"runtime":[101],"reductions.":[102]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}