{"id":"https://openalex.org/W2062447841","doi":"https://doi.org/10.1109/icsamos.2010.5642055","title":"Energy-aware design space exploration of registerfile for extensible processors","display_name":"Energy-aware design space exploration of registerfile for extensible processors","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2062447841","doi":"https://doi.org/10.1109/icsamos.2010.5642055","mag":"2062447841"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070172290","display_name":"Amir Yazdanbakhsh","orcid":"https://orcid.org/0000-0001-8199-7671"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amir Yazdanbakhsh","raw_affiliation_strings":["Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042809860","display_name":"Mehdi Kamal","orcid":"https://orcid.org/0000-0001-7098-6440"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Kamal","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Low-Power High-Performance Nanosystems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085185979","display_name":"Mostafa E. Salehi","orcid":"https://orcid.org/0000-0003-1733-6056"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mostafa E. Salehi","raw_affiliation_strings":["Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049093033","display_name":"Hamid Noori","orcid":"https://orcid.org/0000-0003-1410-6781"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Noori","raw_affiliation_strings":["Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109197901","display_name":"Sied Mehdi Fakhraie","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sied Mehdi Fakhraie","raw_affiliation_strings":["Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Silicone Intelligence and VLSI Systems Laboratory, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395-515, Iran]","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8094367980957031},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7906923294067383},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.517663300037384},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.512292742729187},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4961891770362854},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4787570536136627},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4766564965248108},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4505765736103058},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4454171657562256},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4377998113632202},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43705374002456665},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4282567501068115},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4264925718307495},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4185871481895447},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3823421001434326},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33629149198532104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26387476921081543},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.177310049533844},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1367381513118744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12066316604614258},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11422839760780334}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8094367980957031},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7906923294067383},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.517663300037384},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.512292742729187},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4961891770362854},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4787570536136627},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4766564965248108},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4505765736103058},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4454171657562256},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4377998113632202},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43705374002456665},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4282567501068115},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4264925718307495},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4185871481895447},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3823421001434326},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33629149198532104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26387476921081543},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.177310049533844},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1367381513118744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12066316604614258},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11422839760780334},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2010.5642055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1605122240","https://openalex.org/W2012098630","https://openalex.org/W2048586388","https://openalex.org/W2088500299","https://openalex.org/W2102727118","https://openalex.org/W2110263160","https://openalex.org/W2119220373","https://openalex.org/W2120312529","https://openalex.org/W2124178168","https://openalex.org/W2124976000","https://openalex.org/W2131442634","https://openalex.org/W2133776928","https://openalex.org/W2144177047","https://openalex.org/W2150533483","https://openalex.org/W2152631561","https://openalex.org/W2154433299","https://openalex.org/W2164826555","https://openalex.org/W2165892109","https://openalex.org/W2165952312","https://openalex.org/W2169406908","https://openalex.org/W2171697422","https://openalex.org/W3140903683","https://openalex.org/W3148810363","https://openalex.org/W3151170728","https://openalex.org/W4235587569","https://openalex.org/W4238797334","https://openalex.org/W4244495268","https://openalex.org/W4247951364","https://openalex.org/W6678690946","https://openalex.org/W6679958904","https://openalex.org/W6682956487","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2269990635","https://openalex.org/W1968547622","https://openalex.org/W4234221021","https://openalex.org/W1567432572","https://openalex.org/W2119904701","https://openalex.org/W2159184138","https://openalex.org/W3177593432"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"energy-aware":[4],"methodology":[5],"that":[6],"identifies":[7],"custom":[8,21,42,74],"instructions":[9,43],"for":[10,41,113],"critical":[11],"code":[12],"segments,":[13],"given":[14],"the":[15,34,46,50,54,71,90,99,102],"available":[16],"data":[17],"bandwidth":[18],"constraint":[19],"between":[20,125,132],"logic":[22],"and":[23,38,66,78,86,118,127,129,134],"a":[24,58],"base":[25],"processor.":[26],"Our":[27,92],"approach":[28],"enables":[29],"designers":[30],"to":[31,44,61],"optionally":[32],"constrain":[33],"number":[35],"of":[36,53,73,89],"input":[37],"output":[39],"operands":[40],"reach":[45],"acceptable":[47],"performance":[48,85,104],"considering":[49],"energy":[51,87,130],"dissipation":[52],"registerfile.":[55,91],"We":[56,69],"describe":[57],"design":[59],"flow":[60],"identify":[62],"promising":[63],"area,":[64],"performance,":[65],"power":[67],"tradeoffs.":[68],"study":[70],"effect":[72],"instruction":[75],"I/O":[76,110],"constraints":[77],"registerfile":[79],"input/output":[80],"(I/O)":[81],"ports":[82],"on":[83],"overall":[84],"usage":[88],"experiments":[93],"show":[94],"that,":[95],"in":[96],"most":[97],"cases,":[98],"solutions":[100],"with":[101,108,123],"highest":[103],"are":[105,121],"not":[106],"identified":[107],"relaxed":[109],"constraints.":[111],"Results":[112],"packet-processing":[114],"benchmarks":[115],"covering":[116],"cryptography":[117],"lookup":[119],"applications":[120],"shown,":[122],"speed-ups":[124],"25%":[126],"40%,":[128],"reduction":[131],"20%":[133],"30%.":[135]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}