{"id":"https://openalex.org/W1990449265","doi":"https://doi.org/10.1109/icsamos.2010.5642046","title":"Embedded multicore architectures for LDPC decoding","display_name":"Embedded multicore architectures for LDPC decoding","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W1990449265","doi":"https://doi.org/10.1109/icsamos.2010.5642046","mag":"1990449265"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088848663","display_name":"Gabriel Falc\u00e3o","orcid":"https://orcid.org/0000-0001-9805-6747"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I76903346","display_name":"University of Coimbra","ror":"https://ror.org/04z8k9a98","country_code":"PT","type":"education","lineage":["https://openalex.org/I76903346"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Gabriel Falcao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Instituto de Telecomunica\u00e7\u00f6es/FCTUC, Universidade de Coimbra P\u00f3lo II, Coimbra, Portugal","Department of Electrical, and Computer Engineering, Instituto de Telecomunica\u00e7\u00f5es/FCTUC, Universidade de Coimbra - P\u00f3lo II, 3030-290 Coimbra, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Instituto de Telecomunica\u00e7\u00f6es/FCTUC, Universidade de Coimbra P\u00f3lo II, Coimbra, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I76903346"]},{"raw_affiliation_string":"Department of Electrical, and Computer Engineering, Instituto de Telecomunica\u00e7\u00f5es/FCTUC, Universidade de Coimbra - P\u00f3lo II, 3030-290 Coimbra, Portugal","institution_ids":["https://openalex.org/I76903346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077537777","display_name":"Leonel Sousa","orcid":"https://orcid.org/0000-0002-8066-221X"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Leonel Sousa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, IST/INESC-ID/TU Lisbon, Lisboa, Portugal","Department of Electrical, and Computer Engineering, IST/INESC-ID/TU Lisbon, R. Alves Redol, n.9 1000-029 Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, IST/INESC-ID/TU Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"Department of Electrical, and Computer Engineering, IST/INESC-ID/TU Lisbon, R. Alves Redol, n.9 1000-029 Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100761448","display_name":"V\u00edtor Silva","orcid":"https://orcid.org/0000-0003-2439-1184"},"institutions":[{"id":"https://openalex.org/I76903346","display_name":"University of Coimbra","ror":"https://ror.org/04z8k9a98","country_code":"PT","type":"education","lineage":["https://openalex.org/I76903346"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Vitor Silva","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Instituto de Telecomunica\u00e7\u00f6es/FCTUC, Universidade de Coimbra P\u00f3lo II, Coimbra, Portugal","Department of Electrical, and Computer Engineering, Instituto de Telecomunica\u00e7\u00f5es/FCTUC, Universidade de Coimbra - P\u00f3lo II, 3030-290 Coimbra, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Instituto de Telecomunica\u00e7\u00f6es/FCTUC, Universidade de Coimbra P\u00f3lo II, Coimbra, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I76903346"]},{"raw_affiliation_string":"Department of Electrical, and Computer Engineering, Instituto de Telecomunica\u00e7\u00f5es/FCTUC, Universidade de Coimbra - P\u00f3lo II, 3030-290 Coimbra, Portugal","institution_ids":["https://openalex.org/I76903346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088848663"],"corresponding_institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I76903346"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10790762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"349","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13905","display_name":"Telecommunications and Broadcasting Technologies","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8235839605331421},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7300122976303101},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6978906989097595},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6782099604606628},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6346341967582703},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4126482605934143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37177324295043945},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18709814548492432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8235839605331421},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7300122976303101},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6978906989097595},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6782099604606628},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6346341967582703},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4126482605934143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37177324295043945},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18709814548492432},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2010.5642046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W127009360","https://openalex.org/W1571966565","https://openalex.org/W1973078934","https://openalex.org/W1977034714","https://openalex.org/W1986539667","https://openalex.org/W2027189170","https://openalex.org/W2061898940","https://openalex.org/W2102140193","https://openalex.org/W2120881863","https://openalex.org/W2121606987","https://openalex.org/W2126419525","https://openalex.org/W2128765501","https://openalex.org/W2133068391","https://openalex.org/W2133468827","https://openalex.org/W2145148999","https://openalex.org/W2150588270","https://openalex.org/W2159535674","https://openalex.org/W2171863296","https://openalex.org/W2485518372","https://openalex.org/W4242135463","https://openalex.org/W6643408550","https://openalex.org/W6657091852"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W1996306926","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Recently,":[0],"the":[1,63,77,98,126,135,142,153,158],"development":[2],"of":[3,16,103,145],"Low-Density":[4],"Parity-Check":[5],"(LDPC)":[6],"decoding":[7,57],"solutions":[8],"has":[9],"been":[10],"proposed":[11,48,101,159],"for":[12,42],"a":[13,90],"vast":[14],"set":[15],"architectures,":[17],"ranging":[18],"from":[19],"dedicated":[20,146],"hardware":[21],"to":[22,52,71,76,96],"fully":[23],"programmable":[24,39,110,148],"ones":[25],"(e.g.":[26],"Cell/B.E.":[27],"and":[28,85,120,147,151,155],"graphics":[29],"processing":[30],"units).":[31],"In":[32],"this":[33,82],"paper":[34],"we":[35,140],"propose":[36],"efficient":[37],"embedded":[38],"multicore":[40,49],"architectures":[41,50,104],"achieving":[43],"real-time":[44],"LDPC":[45,149],"decoding.":[46],"The":[47,100],"allow":[51],"exploit":[53],"data":[54,74],"parallelism":[55],"by":[56,124],"in":[58],"parallel":[59],"multiple":[60],"codewords":[61],"on":[62,108,115],"provided":[64],"cores,":[65],"with":[66,81,134],"enough":[67],"local":[68,86],"memory":[69,84],"capacity":[70],"store":[72],"all":[73],"corresponding":[75],"Tanner":[78],"graph.":[79],"Therefore,":[80],"distributed":[83],"computing":[87],"approach,":[88],"only":[89],"single":[91],"shared":[92],"bus":[93],"is":[94,122],"required":[95],"communicate":[97],"codewords.":[99],"class":[102],"can":[105],"be":[106],"prototyped":[107],"field":[109],"gate":[111],"arrays":[112],"or":[113],"implemented":[114],"application":[116],"specific":[117],"integrated":[118],"circuits,":[119],"it":[121],"validated":[123],"using":[125],"popular":[127],"Cell":[128],"processor,":[129],"which":[130],"relates":[131],"very":[132],"closely":[133],"one":[136],"here":[137],"proposed.":[138],"Finally,":[139],"discuss":[141,152],"related":[143],"art":[144],"decoders,":[150],"advantages":[154],"disadvantages":[156],"regarding":[157],"solution.":[160]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}