{"id":"https://openalex.org/W2168497150","doi":"https://doi.org/10.1109/icsamos.2010.5642045","title":"Towards scalable I/O on a many-core architecture","display_name":"Towards scalable I/O on a many-core architecture","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2168497150","doi":"https://doi.org/10.1109/icsamos.2010.5642045","mag":"2168497150"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3431974","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068912792","display_name":"Michael A. Hicks","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Michael A. Hicks","raw_affiliation_strings":["Informatics Institute, University of Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, University of Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103424083","display_name":"M.W. van Tol","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Michiel W. van Tol","raw_affiliation_strings":["Informatics Institute, University of Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, University of Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris R. Jesshope","raw_affiliation_strings":["Informatics Institute, University of Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, University of Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068912792"],"corresponding_institution_ids":["https://openalex.org/I887064364"],"apc_list":null,"apc_paid":null,"fwci":1.7927,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86816388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8185515999794006},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6052703261375427},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5575806498527527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5263187289237976},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5191366076469421},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47818806767463684},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4452708661556244},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4358461797237396},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.424937903881073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38640162348747253},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3390492796897888},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2797539234161377}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8185515999794006},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6052703261375427},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5575806498527527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5263187289237976},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5191366076469421},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47818806767463684},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4452708661556244},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4358461797237396},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.424937903881073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38640162348747253},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3390492796897888},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2797539234161377},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icsamos.2010.5642045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/3a826ca8-b4d9-4d8b-b9fd-5d5a25186152","is_oa":false,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/towards-scalable-io-on-a-manycore-architecture(3a826ca8-b4d9-4d8b-b9fd-5d5a25186152).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Hicks, M A, van Tol, M W & Jesshope, C R 2010, Towards scalable I/O on a many-core architecture. in F J Kurdahi & J Takala (eds), 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation : IC-SAMOS 2010 : July 19-22, 2010, Samos, Greece : proceedings. pp. 341-348, 2010 10th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010, Samos, Greece, 19/07/10. https://doi.org/10.1109/ICSAMOS.2010.5642045","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:dare.uva.nl:publications/3a826ca8-b4d9-4d8b-b9fd-5d5a25186152","is_oa":false,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/towards-scalable-io-on-a-manycore-architecture(3a826ca8-b4d9-4d8b-b9fd-5d5a25186152).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hicks, M A, van Tol, M W & Jesshope, C R 2010, Towards scalable I/O on a many-core architecture. in F J Kurdahi & J Takala (eds), 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation : IC-SAMOS 2010 : July 19-22, 2010, Samos, Greece : proceedings. pp. 341-348, 2010 10th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010, Samos, Greece, 19/07/10. https://doi.org/10.1109/ICSAMOS.2010.5642045","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:zenodo.org:3431974","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431974","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3431974","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431974","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"},{"id":"https://openalex.org/F4320335016","display_name":"Israeli Centers for Research Excellence","ror":"https://ror.org/03w2v9593"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1494888226","https://openalex.org/W1832931685","https://openalex.org/W1967343210","https://openalex.org/W1974420955","https://openalex.org/W1990262300","https://openalex.org/W1999277510","https://openalex.org/W2013356358","https://openalex.org/W2050041857","https://openalex.org/W2104906592","https://openalex.org/W2118102322","https://openalex.org/W2157733805","https://openalex.org/W2157995082","https://openalex.org/W2168024542","https://openalex.org/W2565005457","https://openalex.org/W6712754685"],"related_works":["https://openalex.org/W2069952143","https://openalex.org/W2119246493","https://openalex.org/W1969885689","https://openalex.org/W4250245788","https://openalex.org/W8691679","https://openalex.org/W2106198180","https://openalex.org/W2130223300","https://openalex.org/W2038910711","https://openalex.org/W2337418885","https://openalex.org/W4207012101"],"abstract_inverted_index":{"The":[0,91,117],"limitations":[1],"of":[2,75,131],"conventional":[3],"processor":[4],"performance":[5],"scaling":[6],"mean":[7],"that":[8,39],"general":[9],"purpose":[10],"many-core":[11,89],"processors":[12],"are":[13,32],"increasingly":[14],"becoming":[15],"a":[16,46,65,98,112,122],"reality.":[17],"Conventional":[18],"hardware":[19,68,119],"device":[20],"input/output":[21],"(I/O),":[22],"interrupt":[23],"handling":[24],"and":[25,31,67,86,104,109,114,143],"operating":[26],"system":[27],"stacks":[28],"scale":[29],"poorly":[30],"inefficient":[33],"when":[34],"compared":[35],"with":[36],"the":[37,57,79,87,125,129,144],"parallelism":[38,77],"these":[40],"architectures":[41],"provide.":[42],"Many-core":[43],"I/O":[44,58,76,94,105,133],"requires":[45],"decentralised":[47,115],"approach":[48],"where":[49],"not":[50],"every":[51],"core":[52],"is":[53],"directly":[54],"connected":[55],"to":[56,71,124],"infrastructure.":[59],"As":[60],"such,":[61],"this":[62],"paper":[63],"discusses":[64],"software":[66,93],"model":[69,85],"designed":[70],"take":[72],"full":[73],"advantage":[74],"in":[78,111],"Self-adaptive":[80],"Virtual":[81],"Processor":[82],"(SVP)":[83],"concurrency":[84],"Microgrid":[88],"architecture.":[90],"generic":[92],"stack":[95],"presented":[96],"describes":[97],"high-level":[99],"method":[100],"by":[101],"which":[102,135],"clients":[103],"resources":[106],"can":[107],"communicate":[108],"synchronise":[110],"parallel":[113],"environment.":[116],"associated":[118],"implementation":[120],"provides":[121],"facility":[123],"higher-level":[126],"interface":[127],"through":[128],"introduction":[130],"specialised":[132],"Cores":[134],"enable":[136],"direct":[137],"high-speed":[138],"communication":[139],"between":[140],"external":[141],"devices":[142],"bespoke":[145],"on-chip":[146],"Cache-Only":[147],"Memory":[148],"Architecture":[149],"(COMA).":[150]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-17T09:09:15.849793","created_date":"2016-06-24T00:00:00"}