{"id":"https://openalex.org/W2148822441","doi":"https://doi.org/10.1109/icsamos.2010.5642044","title":"Designing and validating access policies to reconfigurable resources in Multiprocessor Systems on chip","display_name":"Designing and validating access policies to reconfigurable resources in Multiprocessor Systems on chip","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2148822441","doi":"https://doi.org/10.1109/icsamos.2010.5642044","mag":"2148822441"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088710205","display_name":"Fabio Arlati","orcid":"https://orcid.org/0000-0002-3456-1215"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Fabio Arlati","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082281016","display_name":"Francesco Bruschi","orcid":"https://orcid.org/0000-0001-5669-2788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Bruschi","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088710205"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17596608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2007","issue":null,"first_page":"365","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9525611400604248},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8854212760925293},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7961462140083313},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7573838233947754},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6093305349349976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.608156681060791},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6007033586502075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5927473902702332},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5060908198356628},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35347115993499756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26594245433807373}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9525611400604248},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8854212760925293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7961462140083313},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7573838233947754},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6093305349349976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.608156681060791},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6007033586502075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5927473902702332},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5060908198356628},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35347115993499756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26594245433807373},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2010.5642044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1547216961","https://openalex.org/W1966932952","https://openalex.org/W2065677538","https://openalex.org/W2103339351","https://openalex.org/W2103910872","https://openalex.org/W2108315572","https://openalex.org/W2121845498","https://openalex.org/W2128093174","https://openalex.org/W2131040121","https://openalex.org/W2136770003","https://openalex.org/W2137715474","https://openalex.org/W2141480229","https://openalex.org/W2147609728","https://openalex.org/W2164095419","https://openalex.org/W2621956060","https://openalex.org/W3151070926","https://openalex.org/W4234507875","https://openalex.org/W4241759913","https://openalex.org/W4243988216","https://openalex.org/W4245780552","https://openalex.org/W4247732906","https://openalex.org/W6738631252"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W2120080222","https://openalex.org/W2540211551"],"abstract_inverted_index":{"New":[0],"and":[1,28,60,117,120,124],"specific":[2],"issues":[3],"arise":[4],"from":[5,86],"the":[6,19,63,83,106,131],"introduction":[7],"of":[8,22,56,65,73],"dynamically":[9],"reconfigurable":[10,51,90],"components":[11,52],"into":[12],"Multiprocessors":[13],"Systems":[14],"(either":[15],"on":[16,78,105],"or":[17],"off":[18],"chip).":[20],"Impact":[21],"such":[23],"problems":[24,84],"must":[25,43],"be":[26,44],"evaluated":[27],"architectural":[29,103],"solutions":[30],"validated":[31],"at":[32,53],"design":[33],"time,":[34],"as":[35,37],"early":[36],"possible.":[38],"To":[39],"do":[40],"this,":[41],"one":[42,79],"able":[45],"to":[46,89,98,129],"effectively":[47],"simulate":[48],"MPSoC":[49],"with":[50,113],"high":[54],"levels":[55],"abstraction":[57],"(better":[58],"TLM),":[59],"possibly":[61],"considering":[62],"presence":[64],"an":[66,102],"operating":[67],"system.":[68],"In":[69],"this":[70,74],"context,":[71],"contribution":[72],"paper":[75],"is":[76],"twofold:":[77],"hand":[80],"we":[81,100,108],"analyze":[82],"arising":[85],"concurrent":[87],"access":[88],"resources":[91],"by":[92],"different":[93],"threads":[94],"in":[95],"a":[96,110],"MPSoC,":[97],"which":[99],"propose":[101],"solution;":[104],"other,":[107],"present":[109],"framework":[111],"enabled":[112],"dynamic":[114],"reconfiguration":[115],"modeling":[116],"simulation":[118],"capabilities,":[119],"show":[121],"its":[122],"potentials":[123],"effectiveness":[125],"while":[126],"exploiting":[127],"it":[128],"validate":[130],"proposed":[132],"solution.":[133]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}