{"id":"https://openalex.org/W2119401381","doi":"https://doi.org/10.1109/icsamos.2009.5289238","title":"High-level synthesis for the design of FPGA-based signal processing systems","display_name":"High-level synthesis for the design of FPGA-based signal processing systems","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2119401381","doi":"https://doi.org/10.1109/icsamos.2009.5289238","mag":"2119401381"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2009.5289238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070765151","display_name":"Emmanuel Casseau","orcid":"https://orcid.org/0000-0001-7216-749X"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Casseau","raw_affiliation_strings":["INRIA/IRISA, ENSSAT Universit\u00e9 de Rennes, Lannion, France","INRIA/IRISA, ENSSAT Universit\u00e9 de Rennes1, Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, ENSSAT Universit\u00e9 de Rennes, Lannion, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937","https://openalex.org/I56067802"]},{"raw_affiliation_string":"INRIA/IRISA, ENSSAT Universit\u00e9 de Rennes1, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111810027","display_name":"Bertrand Le Gal","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertrand Le Gal","raw_affiliation_strings":["IMS Laboratory, CNRS UMR 5218, Talence, France","IMS Laboratory, CNRS, UMR 5218, Talence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, CNRS UMR 5218, Talence, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, CNRS, UMR 5218, Talence, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0974,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.77140613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.851033627986908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7372511029243469},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7122271060943604},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7068544626235962},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6147159337997437},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.612576961517334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5859926342964172},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5756273865699768},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.4775049090385437},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45108872652053833},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.43983665108680725},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4113064408302307},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.26148521900177},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20200932025909424},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1303461492061615},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09348732233047485},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08576524257659912}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.851033627986908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7372511029243469},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7122271060943604},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7068544626235962},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6147159337997437},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.612576961517334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5859926342964172},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5756273865699768},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.4775049090385437},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45108872652053833},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.43983665108680725},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4113064408302307},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.26148521900177},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20200932025909424},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1303461492061615},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09348732233047485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08576524257659912},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2009.5289238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W592974179","https://openalex.org/W1480394974","https://openalex.org/W1517872072","https://openalex.org/W1567363020","https://openalex.org/W1577039630","https://openalex.org/W1604677972","https://openalex.org/W1965864973","https://openalex.org/W2064559570","https://openalex.org/W2067298896","https://openalex.org/W2090169195","https://openalex.org/W2094917740","https://openalex.org/W2100807849","https://openalex.org/W2105664689","https://openalex.org/W2128054489","https://openalex.org/W2133832809","https://openalex.org/W2145601734","https://openalex.org/W2149513075","https://openalex.org/W2149687567","https://openalex.org/W2155314350","https://openalex.org/W2493328864","https://openalex.org/W4237025662","https://openalex.org/W4247824810","https://openalex.org/W4255817127","https://openalex.org/W6617652654","https://openalex.org/W6666544085"],"related_works":["https://openalex.org/W1777852485","https://openalex.org/W2171845075","https://openalex.org/W2064431979","https://openalex.org/W1582003487","https://openalex.org/W2196541947","https://openalex.org/W2071491930","https://openalex.org/W2900863455","https://openalex.org/W2134697552","https://openalex.org/W4239403158","https://openalex.org/W2071774495"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"currently":[3,32],"seems":[4],"to":[5,10,21,72,91,117],"be":[6,58,73],"an":[7],"interesting":[8],"process":[9,80],"reduce":[11],"the":[12],"design":[13],"time":[14],"substantially.":[15],"HLS":[16,31,43,79],"tools":[17,25],"actually":[18],"map":[19],"algorithms":[20],"architectures.":[22],"While":[23],"such":[24,62],"were":[26],"developed":[27],"targeting":[28],"ASIC":[29],"technologies,":[30],"draws":[33],"wide":[34],"interest":[35],"for":[36,52,54,109],"FPGA":[37],"designers.":[38],"However":[39],"with":[40,61],"most":[41],"of":[42,84],"techniques,":[44],"traditional":[45,119],"resource":[46,69],"sharing":[47],"models":[48],"are":[49],"very":[50,59],"inaccurate":[51],"FPGAs:":[53],"example,":[55],"multiplexers":[56],"can":[57],"expensive":[60],"technologies.":[63],"Resource":[64],"usage":[65],"optimizations":[66],"and":[67,86,89,112],"dedicated":[68],"binding":[70,90],"have":[71],"applied.":[74],"In":[75],"this":[76],"paper":[77],"a":[78,118],"which":[81],"takes":[82],"care":[83],"data-width":[85],"combines":[87],"scheduling":[88],"carefully":[92],"take":[93],"into":[94],"account":[95],"interconnect":[96],"cost":[97],"is":[98],"presented.":[99],"Experimental":[100],"results":[101],"show":[102],"that":[103],"our":[104],"approach":[105],"achieves":[106],"significant":[107],"reduction":[108],"area":[110],"(34%)":[111],"dynamic":[113],"power":[114],"(28%)":[115],"compared":[116],"synthesis.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}