{"id":"https://openalex.org/W2148742475","doi":"https://doi.org/10.1109/icsamos.2009.5289235","title":"A mixed hardware-software approach to flexible Artificial Neural Network training on FPGA","display_name":"A mixed hardware-software approach to flexible Artificial Neural Network training on FPGA","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2148742475","doi":"https://doi.org/10.1109/icsamos.2009.5289235","mag":"2148742475"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2009.5289235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087379832","display_name":"Ram\u00f3n J. Aliaga","orcid":"https://orcid.org/0000-0002-2513-7711"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ramon J. Aliaga","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038033789","display_name":"Rafael Gadea Giron\u00e9s","orcid":"https://orcid.org/0000-0003-2857-8667"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rafael Gadea","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108074571","display_name":"Ricardo J. Colom","orcid":"https://orcid.org/0000-0003-0704-4906"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ricardo J. Colom","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066419708","display_name":"Joaqu\u00edn Cerd\u00e1 Boluda","orcid":"https://orcid.org/0000-0002-6649-298X"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joaquin Cerda","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091207033","display_name":"N. Ferrando","orcid":"https://orcid.org/0000-0001-5769-0194"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Nestor Ferrando","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010120848","display_name":"V. Herrero","orcid":"https://orcid.org/0000-0003-0860-2789"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Vicente Herrero","raw_affiliation_strings":["Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of the Implementation of Advanced Information and Communication Technology (ITACA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9059,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81943998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8446225523948669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.784451961517334},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6456323862075806},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6227772831916809},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5793037414550781},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5602390170097351},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5445083379745483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4940479099750519},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.48730599880218506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44561412930488586},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.43214625120162964},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3774833083152771},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34224170446395874},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22958195209503174},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16084903478622437},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0827995240688324}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8446225523948669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784451961517334},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6456323862075806},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6227772831916809},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5793037414550781},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5602390170097351},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5445083379745483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4940479099750519},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.48730599880218506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44561412930488586},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.43214625120162964},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3774833083152771},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34224170446395874},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22958195209503174},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16084903478622437},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0827995240688324},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2009.5289235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W192269061","https://openalex.org/W1507129310","https://openalex.org/W1519652081","https://openalex.org/W1529446044","https://openalex.org/W1575559507","https://openalex.org/W1945255970","https://openalex.org/W1986898437","https://openalex.org/W2113863500","https://openalex.org/W2115614758","https://openalex.org/W2117933176","https://openalex.org/W2124776405","https://openalex.org/W2130017646","https://openalex.org/W2135449683","https://openalex.org/W2137983211","https://openalex.org/W2143908786","https://openalex.org/W2144680082","https://openalex.org/W2152760231","https://openalex.org/W2153846939","https://openalex.org/W2154642048","https://openalex.org/W2167437623","https://openalex.org/W2752853835","https://openalex.org/W3146803896","https://openalex.org/W4249210866","https://openalex.org/W6631203018","https://openalex.org/W6679341971","https://openalex.org/W6684401640"],"related_works":["https://openalex.org/W2143386935","https://openalex.org/W2370279919","https://openalex.org/W2152301037","https://openalex.org/W3028347934","https://openalex.org/W2027246841","https://openalex.org/W2094210932","https://openalex.org/W1836109266","https://openalex.org/W2384717171","https://openalex.org/W2185692674","https://openalex.org/W2163928768"],"abstract_inverted_index":{"FPGAs":[0],"offer":[1],"a":[2,54,72,76,86,92],"promising":[3],"platform":[4],"for":[5],"the":[6,17,108],"implementation":[7,79],"of":[8,19,57,95,110],"artificial":[9],"neural":[10,89],"networks":[11],"(ANNs)":[12],"and":[13,26,60,107,113,121,132,135],"their":[14],"training,":[15],"combining":[16],"use":[18,109],"custom":[20],"optimized":[21],"hardware":[22,32],"with":[23,91],"low":[24],"cost":[25],"fast":[27,127],"development":[28],"time.":[29,129],"However,":[30],"purely":[31],"realizations":[33],"tend":[34],"to":[35,40,66,126],"focus":[36],"on":[37,42],"throughput,":[38],"resorting":[39],"restrictions":[41],"applicable":[43],"network":[44,58,114],"topology":[45],"or":[46],"low-precision":[47],"data":[48],"representation,":[49],"whereas":[50],"flexible":[51],"solutions":[52],"allowing":[53],"wide":[55],"variation":[56],"parameters":[59],"training":[61,128],"algorithms":[62],"are":[63,82,137],"usually":[64],"restricted":[65],"software":[67,105],"implementations.":[68],"This":[69],"paper":[70],"proposes":[71],"mixed":[73],"approach,":[74],"introducing":[75],"system-on-chip":[77],"(SoC)":[78],"where":[80],"computations":[81],"carried":[83],"out":[84],"by":[85,103],"high":[87],"efficiency":[88],"coprocessor":[90,123],"large":[93],"number":[94],"parallel":[96],"processing":[97],"elements.":[98],"System":[99],"flexibility":[100],"is":[101,116],"provided":[102],"on-chip":[104],"control":[106],"floating-point":[111],"arithmetic,":[112],"parallelism":[115],"exploited":[117],"through":[118],"replicated":[119],"logic":[120],"application-specific":[122],"architecture,":[124],"leading":[125],"Performance":[130],"results":[131],"design":[133],"limitations":[134],"trade-offs":[136],"discussed.":[138]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}