{"id":"https://openalex.org/W2138411892","doi":"https://doi.org/10.1109/icsamos.2009.5289226","title":"FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability","display_name":"FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2138411892","doi":"https://doi.org/10.1109/icsamos.2009.5289226","mag":"2138411892"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2009.5289226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033954192","display_name":"George Kalokerinos","orcid":null},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"George Kalokerinos","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024860434","display_name":"Vassilis Papaefstathiou","orcid":"https://orcid.org/0000-0002-5443-6470"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Papaefstathiou","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057944795","display_name":"George Nikiforos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Nikiforos","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028191264","display_name":"Stamatis Kavadias","orcid":null},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stamatis Kavadias","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037481849","display_name":"Manolis Katevenis","orcid":"https://orcid.org/0009-0008-5437-4709"},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Manolis Katevenis","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045649319","display_name":"Dionisios Pnevmatikatos","orcid":"https://orcid.org/0000-0003-3533-2761"},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dionisios Pnevmatikatos","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101987580","display_name":"Xiaojun Yang","orcid":"https://orcid.org/0000-0002-9489-9314"},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Xiaojun Yang","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5033954192"],"corresponding_institution_ids":["https://openalex.org/I4210121775","https://openalex.org/I8901234"],"apc_list":null,"apc_paid":null,"fwci":2.9454,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.91732097,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.863264262676239},{"id":"https://openalex.org/keywords/remote-direct-memory-access","display_name":"Remote direct memory access","score":0.6864455938339233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5832019448280334},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5415487885475159},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.45539799332618713},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45429980754852295},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4462243914604187},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42288535833358765},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37444061040878296}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.863264262676239},{"id":"https://openalex.org/C130795937","wikidata":"https://www.wikidata.org/wiki/Q2561570","display_name":"Remote direct memory access","level":2,"score":0.6864455938339233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5832019448280334},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5415487885475159},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.45539799332618713},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45429980754852295},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4462243914604187},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42288535833358765},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37444061040878296}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icsamos.2009.5289226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.400.310","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.400.310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://archvlsi.ics.forth.gr/ipc/cache_scrpd_rdma_fpga_forth_samos09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W35938007","https://openalex.org/W2011979817","https://openalex.org/W2027365239","https://openalex.org/W2059807497","https://openalex.org/W2085118703","https://openalex.org/W2086485856","https://openalex.org/W2098462981","https://openalex.org/W2134218813","https://openalex.org/W2149590159","https://openalex.org/W2151994818","https://openalex.org/W2152484003","https://openalex.org/W2153237730","https://openalex.org/W2162826731","https://openalex.org/W2164078082","https://openalex.org/W2167540744","https://openalex.org/W2170475078","https://openalex.org/W2616512162","https://openalex.org/W2998276464","https://openalex.org/W3145506805","https://openalex.org/W3150407198","https://openalex.org/W4205196060","https://openalex.org/W4241166746","https://openalex.org/W4245348408","https://openalex.org/W4245640831","https://openalex.org/W4251070938","https://openalex.org/W6601490019","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509"],"abstract_inverted_index":{"We":[0,41,69,132],"report":[1],"on":[2,97,167],"the":[3,46,64,74,79,103,117,134,137,141],"hardware":[4,127,138],"implementation":[5],"of":[6,45,55,143,157],"a":[7,114,160,164,168],"local":[8,34,158],"memory":[9],"system":[10],"for":[11,123,181],"individual":[12],"processors":[13],"inside":[14],"future":[15],"chip":[16],"multiprocessors":[17],"(CMP).":[18],"It":[19],"intends":[20],"to":[21,72,95],"support":[22,122],"both":[23],"implicit":[24],"communication,":[25,30],"via":[26,31],"caches,":[27],"and":[28,37,81,89,130,140,163],"explicit":[29],"directly":[32],"accessible":[33],"(ldquoscratchpadrdquo)":[35],"memories":[36],"remote":[38],"DMA":[39],"(RDMA).":[40],"provide":[42],"run-time":[43],"configurability":[44],"SRAM":[47],"blocks":[48],"near":[49],"each":[50,153],"processor,":[51],"so":[52],"that":[53],"part":[54],"them":[56],"operates":[57,66],"as":[58,67],"2nd":[59],"level":[60],"(local)":[61],"cache,":[62],"while":[63],"rest":[65],"scratchpad.":[68],"also":[70,119],"strive":[71],"merge":[73],"communication":[75,174],"subsystems":[76],"required":[77],"by":[78],"cache":[80],"scratchpad":[82],"into":[83],"one":[84],"integrated":[85],"Network":[86],"Interface":[87],"(NI)":[88],"Cache":[90],"Controller":[91],"(CC),":[92],"in":[93,105,111],"order":[94],"economize":[96],"circuits.":[98],"The":[99],"processor":[100],"communicates":[101],"with":[102,154],"NI":[104,118],"user-level,":[106],"through":[107,113],"virtualized":[108],"command":[109],"areas":[110],"scratchpad;":[112],"similar":[115],"mechanism,":[116],"provides":[120],"efficient":[121],"synchronization,":[124],"using":[125],"two":[126],"primitives:":[128],"counters,":[129],"queues.":[131],"describe":[133],"block":[135],"diagram,":[136],"cost,":[139],"latencies":[142],"our":[144],"FPGA-based":[145],"prototype":[146],"implementation,":[147],"which":[148],"integrates":[149],"four":[150],"MicroBlaze":[151],"processors,":[152],"64":[155],"KBytes":[156],"SRAM,":[159],"crossbar":[161],"NoC,":[162],"DRAM":[165],"controller":[166],"Xilinx-5":[169],"FPGA.":[170],"One-way,":[171],"end-to-end,":[172],"user-level":[173],"completes":[175],"within":[176],"about":[177],"30":[178],"clock":[179],"cycles":[180],"short":[182],"transfer":[183],"sizes.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":7},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}