{"id":"https://openalex.org/W2131315572","doi":"https://doi.org/10.1109/icsamos.2009.5289223","title":"Hardware-based synchronization framework for heterogeneous RISC/Coprocessor architectures","display_name":"Hardware-based synchronization framework for heterogeneous RISC/Coprocessor architectures","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2131315572","doi":"https://doi.org/10.1109/icsamos.2009.5289223","mag":"2131315572"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2009.5289223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053753437","display_name":"Holger Flatt","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Flatt","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039483485","display_name":"Ingo Schm\u00e4decke","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ingo Schmadecke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046256767","display_name":"Michael K\u00e4rgel","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Kargel","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Blume","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Pirsch","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Appelstr. 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0887,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.80534507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5114","issue":null,"first_page":"125","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8436991572380066},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7047412991523743},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6950211524963379},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6907066106796265},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.555005669593811},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5351650714874268},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44587236642837524},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.39806270599365234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.355190634727478},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34290003776550293},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3394443392753601},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12151011824607849},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08881804347038269}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8436991572380066},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7047412991523743},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6950211524963379},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6907066106796265},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.555005669593811},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5351650714874268},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44587236642837524},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.39806270599365234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.355190634727478},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34290003776550293},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3394443392753601},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12151011824607849},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08881804347038269},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2009.5289223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2009.5289223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W26816055","https://openalex.org/W1492601037","https://openalex.org/W1509032178","https://openalex.org/W1555915743","https://openalex.org/W1557098507","https://openalex.org/W1602442476","https://openalex.org/W1921912946","https://openalex.org/W1993168130","https://openalex.org/W2006204048","https://openalex.org/W2112259817","https://openalex.org/W2136370953","https://openalex.org/W2137427429","https://openalex.org/W2163916557","https://openalex.org/W2725179571","https://openalex.org/W2891425818","https://openalex.org/W6601056741","https://openalex.org/W7019510234"],"related_works":["https://openalex.org/W4383066258","https://openalex.org/W4320058182","https://openalex.org/W1557455719","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W2132643331","https://openalex.org/W2377395201"],"abstract_inverted_index":{"This":[0,53],"paper":[1],"presents":[2],"a":[3,16,28,56,70,106],"synchronization":[4,43,58,73],"framework":[5],"for":[6,105,114,133],"parallel":[7,95,120],"computing":[8],"heterogeneous":[9],"processing":[10,25,40,112,116],"elements,":[11],"which":[12],"are":[13],"controlled":[14],"by":[15],"RISC":[17,23,33,61],"processor.":[18],"The":[19,101,118],"communication":[20,46,51,80],"delay":[21],"between":[22,60],"and":[24,62,82],"elements":[26,113],"is":[27,34,75],"key":[29],"issue":[30],"if":[31],"the":[32,39,79,84,127],"not":[35],"closely":[36],"attached":[37],"to":[38,66],"elements.":[41],"Recent":[42],"approaches":[44],"neglect":[45],"delays":[47],"or":[48],"require":[49],"low":[50,57],"delays.":[52],"results":[54],"in":[55],"rate":[59],"PEs.":[63],"In":[64],"order":[65],"overcome":[67],"this":[68],"delay,":[69],"special":[71],"hardware-based":[72],"approach":[74,102],"proposed":[76],"that":[77],"reduces":[78],"overhead":[81],"increases":[83],"number":[85],"of":[86,97,122,129],"executable":[87],"tasks":[88,124],"per":[89],"time":[90],"unit.":[91],"Further,":[92],"it":[93],"supports":[94],"execution":[96,121],"independent":[98,123],"hardware":[99],"tasks.":[100,117],"was":[103],"evaluated":[104],"modular":[107],"coprocessor":[108],"architecture":[109],"containing":[110],"several":[111],"image":[115,135],"coarse-grained":[119],"significantly":[125],"improves":[126],"speed":[128],"an":[130],"exemplary":[131],"application":[132],"aerial":[134],"based":[136],"vehicle":[137],"detection":[138],"on":[139],"straight":[140],"highways.":[141]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}