{"id":"https://openalex.org/W2148518798","doi":"https://doi.org/10.1109/icsamos.2008.4664863","title":"Reconfigurable design with clock gating","display_name":"Reconfigurable design with clock gating","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2148518798","doi":"https://doi.org/10.1109/icsamos.2008.4664863","mag":"2148518798"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009145377","display_name":"W.G. Osborne","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"W.G. Osborne","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103260538","display_name":"Jos\u00e9 G. F. Coutinho","orcid":"https://orcid.org/0000-0003-4138-3709"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.G.F. Coutinho","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083608463","display_name":"Oskar Mencer","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. Mencer","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009145377"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.7222,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86869374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"187","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8023538589477539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7434089183807373},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7200113534927368},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5143736600875854},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5027766227722168},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.391554057598114},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37619760632514954},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35348445177078247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3447553515434265},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3270259499549866},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3259972929954529},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1918354630470276},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.17515963315963745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1569359004497528}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8023538589477539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7434089183807373},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7200113534927368},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5143736600875854},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5027766227722168},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.391554057598114},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37619760632514954},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35348445177078247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3447553515434265},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3270259499549866},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3259972929954529},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1918354630470276},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.17515963315963745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1569359004497528},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icsamos.2008.4664863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.8492","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.8492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://comparch.doc.ic.ac.uk/publications/files/will08samos.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1521892965","https://openalex.org/W1567324932","https://openalex.org/W1844396151","https://openalex.org/W1977850862","https://openalex.org/W1991497933","https://openalex.org/W2097235647","https://openalex.org/W2101906611","https://openalex.org/W2116650992","https://openalex.org/W2117513278","https://openalex.org/W2119131949","https://openalex.org/W2121946723","https://openalex.org/W2132290306","https://openalex.org/W2145107394","https://openalex.org/W2146050915","https://openalex.org/W2151202230","https://openalex.org/W2153316377","https://openalex.org/W2157847583","https://openalex.org/W2160892585","https://openalex.org/W2168972454","https://openalex.org/W6677529713"],"related_works":["https://openalex.org/W4313140756","https://openalex.org/W2169423330","https://openalex.org/W2117091628","https://openalex.org/W1972844830","https://openalex.org/W2056069885","https://openalex.org/W3159373083","https://openalex.org/W2786869906","https://openalex.org/W2147614424","https://openalex.org/W2148751213","https://openalex.org/W3205504144"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"approach":[4,17,34],"for":[5],"developing":[6],"energy-optimized":[7],"run-time":[8],"reconfigurable":[9,26],"designs":[10],"which":[11,32],"benefit":[12],"from":[13],"clock":[14],"gating.":[15],"The":[16,29],"is":[18],"applied":[19],"to":[20,38,58],"two":[21],"techniques:":[22],"multiplexer-based":[23],"reconfiguration,":[24],"and":[25,53],"word-length":[27],"optimization.":[28],"conditions":[30],"under":[31],"this":[33,60],"would":[35],"be":[36],"preferable":[37],"bit-stream":[39],"reconfiguration":[40],"are":[41,56],"derived.":[42],"Various":[43],"case":[44],"studies,":[45],"such":[46],"as":[47],"ray":[48],"tracing,":[49],"guitar":[50],"string":[51],"simulation":[52],"matrix-vector":[54],"multiplication,":[55],"used":[57],"illustrate":[59],"approach.":[61]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}