{"id":"https://openalex.org/W2108262918","doi":"https://doi.org/10.1109/icsamos.2008.4664861","title":"Exploiting partial reconfiguration for flexible software debugging","display_name":"Exploiting partial reconfiguration for flexible software debugging","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2108262918","doi":"https://doi.org/10.1109/icsamos.2008.4664861","mag":"2108262918"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009437460","display_name":"Giovanni Busonera","orcid":"https://orcid.org/0000-0003-3266-7857"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Busonera","raw_affiliation_strings":["University of Cagliari, Cagliari, Italy","University of Cagliari, Cagliari"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"University of Cagliari, Cagliari","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024695101","display_name":"Alessandro Forin","orcid":"https://orcid.org/0000-0003-2902-2337"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alessandro Forin","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA","Microsoft Research, Redmond, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]},{"raw_affiliation_string":"Microsoft Research, Redmond, WA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040869934","display_name":"Richard Neil Pittman","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Neil Pittman","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA","Microsoft Research, Redmond, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]},{"raw_affiliation_string":"Microsoft Research, Redmond, WA","institution_ids":["https://openalex.org/I1290206253"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7266,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86250661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8792737722396851},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7815516591072083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6111159324645996},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5713812708854675},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.5346338748931885},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5257257223129272},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4895992875099182},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.44105082750320435},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4172350764274597},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38548558950424194},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36838817596435547},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3179194927215576}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8792737722396851},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7815516591072083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6111159324645996},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5713812708854675},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.5346338748931885},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5257257223129272},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4895992875099182},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.44105082750320435},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4172350764274597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38548558950424194},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36838817596435547},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3179194927215576},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2008.4664861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W136905915","https://openalex.org/W1567646530","https://openalex.org/W2032732648","https://openalex.org/W2054496292","https://openalex.org/W2123264781","https://openalex.org/W2128195938","https://openalex.org/W2136184548","https://openalex.org/W2140384194","https://openalex.org/W2144433126","https://openalex.org/W2153228154","https://openalex.org/W2158584720"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2794617843"],"abstract_inverted_index":{"eBug":[0,17,53,109,123,142,154,185,216,233],"is":[1,18,54,71,110,120,155,211,239],"a":[2,57,72,97,131,148],"debugging":[3,149],"solution":[4],"for":[5,191],"software":[6],"developed":[7],"on":[8,114,248],"the":[9,39,45,65,78,83,87,115,125,137,141,159,174,179,206,226,243,249],"eMIPS":[10,176,219],"dynamically-extensible":[11],"processor.":[12,84],"The":[13,48],"off-chip":[14],"portion":[15,51],"of":[16,52,82,90,183],"an":[19,152],"application":[20],"that":[21,24,76,139],"performs":[22],"tasks":[23],"would":[25],"be":[26,145],"too":[27,30],"expensive":[28],"or":[29],"inflexible":[31],"to":[32,42,44,168,205,214,229],"perform":[33],"in":[34,96,107,236],"hardware,":[35],"such":[36,221],"as":[37,222],"implementing":[38],"communication":[40],"protocols":[41],"interface":[43,81,182,215],"client":[46],"debuggers.":[47],"on-chip":[49],"hardware":[50,203],"realized":[55],"with":[56,217,242],"new":[58,170],"approach:":[59],"rather":[60],"than":[61],"being":[62],"built":[63],"into":[64,158],"base":[66],"pipelined":[67],"data":[68],"path,":[69],"it":[70,166],"loadable":[73],"logic":[74],"module":[75,134],"uses":[77],"standard":[79],"Extension":[80,143],"This":[85],"accomplishes":[86],"three":[88],"goals":[89],"area":[91,119],"minimization":[92],"and":[93,102,117,163,238,247],"reuse,":[94],"security":[95,126],"general":[98],"purpose,":[99],"multi-user":[100],"environment,":[101],"open-ended":[103],"extensibility.":[104],"When":[105],"not":[106,112,156],"use,":[108],"simply":[111],"present":[113],"chip":[116],"its":[118,231],"therefore":[121],"reused.":[122],"solves":[124],"issues":[127],"normally":[128],"created":[129],"by":[130,147,225],"hardware-level":[132],"debug":[133],"because":[135],"only":[136],"process":[138],"owns":[140],"can":[144,186],"affected":[146],"session.":[150],"As":[151],"extension,":[153],"compiled":[157],"basic":[160],"processor":[161],"design":[162],"this":[164,195],"makes":[165],"easy":[167],"add":[169],"features":[171,190],"without":[172],"affecting":[173],"core":[175],"design.":[177,209],"Leveraging":[178],"high-visibility":[180],"extension":[181],"eMIPS,":[184],"realize":[187],"arbitrarily":[188],"complex":[189],"high-level":[192],"monitoring.":[193],"In":[194],"paper":[196],"we":[197,200],"describe":[198],"how":[199],"transparently":[201],"added":[202],"watchpoints":[204],"initial,":[207],"simpler":[208],"It":[210],"also":[212],"possible":[213],"other":[218],"extensions":[220],"those":[223],"generated":[224],"P2V":[227],"checker":[228],"improve":[230],"capabilities.":[232],"was":[234],"written":[235],"Verilog":[237],"usable":[240],"both":[241],"Giano":[244],"system":[245],"simulator":[246],"Xilinx":[250],"ML401":[251],"FPGA":[252],"board.":[253]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}