{"id":"https://openalex.org/W2058316871","doi":"https://doi.org/10.1109/icsamos.2008.4664860","title":"An intermediate format for automatic generation of MPSoC virtual prototypes","display_name":"An intermediate format for automatic generation of MPSoC virtual prototypes","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2058316871","doi":"https://doi.org/10.1109/icsamos.2008.4664860","mag":"2058316871"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664860","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053284027","display_name":"Alexandre Chureau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Chureau","raw_affiliation_strings":["TIMA Laboratory, Grenoble Universit\u00e9, Grenoble, France","TIMA Lab., Grenoble Univ., Grenoble"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble Universit\u00e9, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble Univ., Grenoble","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113546155","display_name":"Frederic Petrot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Frederic Petrot","raw_affiliation_strings":["TIMA Laboratory, Grenoble Universit\u00e9, Grenoble, France","TIMA Lab., Grenoble Univ., Grenoble"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble Universit\u00e9, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble Univ., Grenoble","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06490714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8611670732498169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8455712199211121},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.841997504234314},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4958277642726898},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.47475865483283997},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45751824975013733},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.44808828830718994},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4468482732772827},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.43698593974113464},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4355636239051819},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.4354574382305145},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4260452389717102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37662649154663086},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3284377157688141},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1712551712989807}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8611670732498169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8455712199211121},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.841997504234314},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4958277642726898},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.47475865483283997},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45751824975013733},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.44808828830718994},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4468482732772827},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.43698593974113464},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4355636239051819},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.4354574382305145},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4260452389717102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37662649154663086},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3284377157688141},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1712551712989807},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2008.4664860","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323512","display_name":"Buddhist Tzu Chi Medical Foundation","ror":"https://ror.org/04rbvc675"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2015937909","https://openalex.org/W2056878348","https://openalex.org/W2088983481","https://openalex.org/W2101431901","https://openalex.org/W2110526887","https://openalex.org/W2123654501","https://openalex.org/W2127318527","https://openalex.org/W2134354173","https://openalex.org/W2150408604","https://openalex.org/W2151174323","https://openalex.org/W2163075631","https://openalex.org/W4238435901","https://openalex.org/W6664541057"],"related_works":["https://openalex.org/W53262038","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W1973069902","https://openalex.org/W2169248084","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2002682434","https://openalex.org/W2016843712","https://openalex.org/W2051542972"],"abstract_inverted_index":{"The":[0,17,82,102],"design":[1,21,28,35],"of":[2,19,34,78,97,111],"multiprocessor":[3],"systems-on-chip":[4],"(MPSoC)":[5],"involves":[6],"many":[7,38],"abstraction":[8],"levels":[9],"and":[10,67,74,89,121],"executable":[11,79],"models,":[12],"from":[13],"specification":[14],"to":[15,70,106],"implementation.":[16],"usage":[18],"a":[20,31,64,98],"representation":[22,44],"that":[23],"remains":[24],"homogeneous":[25],"along":[26],"the":[27,76,108],"flow":[29],"is":[30,45,84,104],"key":[32],"element":[33],"automation.":[36],"Although":[37],"standard":[39],"languages":[40],"exists,":[41],"their":[42],"computer":[43],"not":[46,50],"defined":[47],"or":[48],"does":[49],"allow":[51],"model":[52],"interchange.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"propose":[58],"an":[59,68,93,112],"intermediate":[60],"format":[61,83,103],"based":[62],"on":[63],"data":[65],"structure":[66],"API":[69],"capture":[71],"MPSoC":[72],"designs":[73],"automate":[75],"generation":[77],"virtual":[80,109],"prototypes.":[81],"compatible":[85],"with":[86],"existing":[87],"tools":[88],"languages,":[90],"making":[91],"it":[92],"interesting":[94],"focal":[95],"point":[96],"heterogeneous":[99],"tool":[100],"environment.":[101],"used":[105],"generate":[107],"prototype":[110],"MJPEG":[113],"decoder,":[114],"showing":[115],"immediate":[116],"benefits":[117],"regarding":[118],"architecture":[119],"exploration":[120],"validation.":[122]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}