{"id":"https://openalex.org/W2144475009","doi":"https://doi.org/10.1109/icsamos.2008.4664847","title":"Systematic design space exploration for customisable multi-processor architectures","display_name":"Systematic design space exploration for customisable multi-processor architectures","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2144475009","doi":"https://doi.org/10.1109/icsamos.2008.4664847","mag":"2144475009"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111499295","display_name":"Ben Cope","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ben Cope","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y.K. Cheung","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, UK","Dept of Comput., Imperial Coll. London, London"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept of Comput., Imperial Coll. London, London","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.1879,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42893451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4050","issue":null,"first_page":"57","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8103813529014587},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6780987977981567},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6109656691551208},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.572733998298645},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5552729964256287},{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.4818059802055359},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4424085319042206},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4399729371070862},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42076531052589417},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.41947656869888306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39523857831954956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3386538028717041},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18218526244163513},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.147189199924469},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08043691515922546}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8103813529014587},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6780987977981567},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6109656691551208},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.572733998298645},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5552729964256287},{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.4818059802055359},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4424085319042206},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4399729371070862},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42076531052589417},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.41947656869888306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39523857831954956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3386538028717041},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18218526244163513},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.147189199924469},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08043691515922546},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2008.4664847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1593451062","https://openalex.org/W1597755753","https://openalex.org/W1651131057","https://openalex.org/W1838445182","https://openalex.org/W2035289005","https://openalex.org/W2095632265","https://openalex.org/W2099600908","https://openalex.org/W2108792719","https://openalex.org/W2115331097","https://openalex.org/W2115452522","https://openalex.org/W2144112171","https://openalex.org/W2166297784","https://openalex.org/W2167052481","https://openalex.org/W2170077922","https://openalex.org/W4233616893","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W1524890377","https://openalex.org/W4386869637","https://openalex.org/W4387251174","https://openalex.org/W2169880332","https://openalex.org/W4242293745","https://openalex.org/W3009555776","https://openalex.org/W2099305970","https://openalex.org/W2052801483","https://openalex.org/W2087838646","https://openalex.org/W2164091863"],"abstract_inverted_index":{"A":[0],"systematic":[1],"approach":[2,16],"to":[3,19,66,71,93,96],"design":[4],"space":[5],"exploration":[6,31],"of":[7,28,40,43,45,82,88,113,124,137],"customisable":[8],"options":[9],"for":[10,74,100,128],"multi-processor":[11],"architectures":[12],"is":[13,17,54,64,91,118],"presented.":[14],"This":[15,63,117],"used":[18],"explore":[20],"a":[21,26,29,75,85,101,121,129,134],"parameterisable":[22],"system":[23,108],"model":[24,109,135],"as":[25],"part":[27],"novel":[30],"tool.":[32],"Architecture":[33],"trends":[34],"are":[35],"analysed":[36],"through":[37],"the":[38,55,80,107,111],"variation":[39],"prefabrication":[41],"choice":[42,87],"number":[44],"processing":[46,89,139],"elements":[47,140],"(PEs)":[48],"and":[49,59,141],"cache":[50],"size.":[51],"Of":[52],"note,":[53],"relationship":[56],"between":[57],"multi-threading":[58],"off-chip":[60],"memory":[61],"access.":[62],"shown":[65,92],"reduce":[67],"performance":[68,112],"by":[69],"up":[70,95],"five":[72,126],"times":[73,98],"decimation":[76,130],"case":[77,131],"study.":[78],"From":[79],"analysis":[81],"architecture":[83],"trends,":[84],"post-fabrication":[86],"pattern":[90],"provide":[94],"three":[97],"improvement":[99],"negligible":[102],"area":[103],"cost.":[104],"In":[105],"verification,":[106],"mimics":[110],"sample":[114],"graphics":[115],"processors.":[116],"achieved":[119],"with":[120,133],"run":[122],"time":[123],"only":[125],"minutes":[127],"study":[132],"setup":[136],"eight":[138],"16":[142],"KB":[143],"cache.":[144]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}