{"id":"https://openalex.org/W2159832478","doi":"https://doi.org/10.1109/icsamos.2008.4664840","title":"A general model of concurrency and its implementation as many-core dynamic RISC processors","display_name":"A general model of concurrency and its implementation as many-core dynamic RISC processors","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2159832478","doi":"https://doi.org/10.1109/icsamos.2008.4664840","mag":"2159832478"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.uva.nl/ws/files/4154850/59484_293369.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108620689","display_name":"Tony Bernard","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"T. Bernard","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068879937","display_name":"K. Bousias","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K. Bousias","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018446798","display_name":"Liang Guang","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Guang","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"C. R. Jesshope","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047939440","display_name":"Mike Lankamp","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Lankamp","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103424083","display_name":"M.W. van Tol","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. W. van Tol","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043806278","display_name":"L. Zhang","orcid":"https://orcid.org/0009-0000-2064-9331"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Zhang","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0719,"has_fulltext":true,"cited_by_count":17,"citation_normalized_percentile":{"value":0.88879656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8916616439819336},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.7582187652587891},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7180027365684509},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5782844424247742},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5353093147277832},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44917577505111694},{"id":"https://openalex.org/keywords/mutual-exclusion","display_name":"Mutual exclusion","score":0.41745537519454956},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.393172025680542},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3570452332496643}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8916616439819336},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.7582187652587891},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7180027365684509},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5782844424247742},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5353093147277832},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44917577505111694},{"id":"https://openalex.org/C56348326","wikidata":"https://www.wikidata.org/wiki/Q1047554","display_name":"Mutual exclusion","level":2,"score":0.41745537519454956},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.393172025680542},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3570452332496643},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icsamos.2008.4664840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/47b1ad76-3575-4990-8494-b4a99cbc234a","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/a-general-model-of-concurrency-and-its-implementation-as-manycore-dynamic-risc-processors(47b1ad76-3575-4990-8494-b4a99cbc234a).html","pdf_url":"https://pure.uva.nl/ws/files/4154850/59484_293369.pdf","source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bernard, T, Bousias, K, Guang, L, Jesshope, C R, Lankamp, M, van Tol, M W & Zhang, L 2008, A general model of concurrency and its implementation as many-core dynamic RISC processors. in W Najjar & H Blume (eds), 2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation : IC-SAMOS 2008, July 21-24, 2008, Samos, Greece : proceedings. Piscataway, NJ, pp. 1-9, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2008), Samos, Greece, 21/07/08. https://doi.org/10.1109/ICSAMOS.2008.4664840","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.110.9357","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.110.9357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://staff.science.uva.nl/~jesshope/Papers/SAMOS-microthread.pdf","raw_type":"text"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/47b1ad76-3575-4990-8494-b4a99cbc234a","is_oa":false,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/a-general-model-of-concurrency-and-its-implementation-as-manycore-dynamic-risc-processors(47b1ad76-3575-4990-8494-b4a99cbc234a).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/47b1ad76-3575-4990-8494-b4a99cbc234a","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/a-general-model-of-concurrency-and-its-implementation-as-manycore-dynamic-risc-processors(47b1ad76-3575-4990-8494-b4a99cbc234a).html","pdf_url":"https://pure.uva.nl/ws/files/4154850/59484_293369.pdf","source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bernard, T, Bousias, K, Guang, L, Jesshope, C R, Lankamp, M, van Tol, M W & Zhang, L 2008, A general model of concurrency and its implementation as many-core dynamic RISC processors. in W Najjar & H Blume (eds), 2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation : IC-SAMOS 2008, July 21-24, 2008, Samos, Greece : proceedings. Piscataway, NJ, pp. 1-9, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2008), Samos, Greece, 21/07/08. https://doi.org/10.1109/ICSAMOS.2008.4664840","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2159832478.pdf","grobid_xml":"https://content.openalex.org/works/W2159832478.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1482073811","https://openalex.org/W1573807170","https://openalex.org/W1832931685","https://openalex.org/W2022740893","https://openalex.org/W2023377702","https://openalex.org/W2049558311","https://openalex.org/W2113751407","https://openalex.org/W2119047985","https://openalex.org/W2119704350","https://openalex.org/W2122100378","https://openalex.org/W2125169487","https://openalex.org/W2135741511","https://openalex.org/W2142501475","https://openalex.org/W2145022480","https://openalex.org/W4244583165","https://openalex.org/W6677915620"],"related_works":["https://openalex.org/W2168758875","https://openalex.org/W2410733619","https://openalex.org/W2778498407","https://openalex.org/W4246549241","https://openalex.org/W2963483475","https://openalex.org/W2526476098","https://openalex.org/W1876383975","https://openalex.org/W2089352481","https://openalex.org/W2024412809","https://openalex.org/W2583438563"],"abstract_inverted_index":{"This":[0,220],"paper":[1,58],"presents":[2],"a":[3,27,80,94,187],"concurrent":[4,96],"execution":[5,92],"model":[6,25,41,69,152,185],"and":[7,53,70,90,99,113,124,142,153,177,212],"its":[8,71,138],"micro-architecture":[9,181],"based":[10,36],"on":[11,37,133,171],"in-order":[12],"RISC":[13],"processors,":[14],"which":[15,136],"schedules":[16],"instructions":[17,50,65],"from":[18,140],"large":[19,215],"pools":[20],"of":[21,49,62,76,93,144,160,174,179,193,204,206],"contextualised":[22],"threads.":[23],"The":[24,40,57,68,162,196],"admits":[26],"strategy":[28],"for":[29,190,223,230],"programming":[30],"chip":[31],"multiprocessors":[32],"using":[33],"parallelising":[34],"compilers":[35,121],"existing":[38],"languages.":[39],"is":[42,147,164,186,221],"supported":[43],"in":[44,66,149,217],"the":[45,60,91,130,134,151,157,180,184,191],"ISA":[46],"by":[47],"number":[48,173],"to":[51,122,128,156,214],"create":[52],"manage":[54],"abstract":[55],"concurrency.":[56,161],"estimates":[59],"cost":[61],"supporting":[63],"these":[64],"silicon.":[67],"implementation":[72],"uses":[73],"dynamic":[74,158],"parameterisation":[75],"concurrency":[77,119],"creation,":[78],"where":[79],"single":[81],"instruction":[82],"captures":[83],"asynchronous":[84,218],"remote":[85],"function":[86],"execution,":[87],"mutual":[88],"exclusion":[89],"general":[95],"loop":[97],"structure":[98],"all":[100],"associated":[101],"communication.":[102,145],"Concurrent":[103],"loops":[104],"may":[105,114,169],"be":[106,115],"dependent":[107],"or":[108,111],"independent,":[109],"bounded":[110],"unbounded":[112],"nested":[116],"arbitrarily.":[117],"Hierarchical":[118],"allows":[120],"restructure":[123],"parallelise":[125],"sequential":[126],"code":[127,167],"meet":[129],"strict":[131],"constraints":[132],"model,":[135],"provide":[137],"freedom":[139],"deadlock":[141],"locality":[143],"Communication":[146],"implicit":[148],"both":[150,224],"micro-architecture,":[154],"due":[155],"distribution":[159],"result":[163],"location-independent":[165],"binary":[166],"that":[168,183],"execute":[170],"any":[172],"processors.":[175,195],"Simulation":[176],"analysis":[178],"indicate":[182],"strong":[188],"candidate":[189],"exploitation":[192],"many-core":[194],"results":[197],"show":[198],"near-linear":[199],"speedup":[200],"over":[201],"two":[202],"orders":[203],"magnitude":[205],"processor":[207],"scaling,":[208],"good":[209],"energy":[210],"efficiency":[211],"tolerance":[213],"latencies":[216],"operations.":[219],"true":[222],"independent":[225],"threads":[226],"as":[227,229],"well":[228],"reductions.":[231]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}