{"id":"https://openalex.org/W2034565526","doi":"https://doi.org/10.1109/icsamos.2008.4664837","title":"PicoServer - building a compact energy efficient multiprocessor","display_name":"PicoServer - building a compact energy efficient multiprocessor","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2034565526","doi":"https://doi.org/10.1109/icsamos.2008.4664837","mag":"2034565526"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2008.4664837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037541525","display_name":"Trevor Mudge","orcid":"https://orcid.org/0000-0001-7845-2187"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Trevor Mudge","raw_affiliation_strings":["University of Michigan, USA","University of Michigan,Ann Arbor,MI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037541525"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"i","last_page":"i"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7637867331504822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6738536953926086},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6114547252655029},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5667822957038879},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.557187020778656},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5391810536384583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5348504781723022},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.5256577730178833},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48102885484695435},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.47767385840415955},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4612267315387726},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.45797181129455566},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.454475462436676},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.43837684392929077},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4133150577545166},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4118228554725647},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.40055060386657715},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.328612744808197},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24260109663009644},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2305741310119629},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2118254005908966},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.19935718178749084},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.1292979121208191}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7637867331504822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6738536953926086},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6114547252655029},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5667822957038879},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.557187020778656},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5391810536384583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5348504781723022},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.5256577730178833},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48102885484695435},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.47767385840415955},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4612267315387726},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.45797181129455566},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.454475462436676},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.43837684392929077},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4133150577545166},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4118228554725647},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40055060386657715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.328612744808197},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24260109663009644},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2305741310119629},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2118254005908966},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.19935718178749084},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.1292979121208191},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2008.4664837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2008.4664837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4234756210","https://openalex.org/W1977963439","https://openalex.org/W1030357071","https://openalex.org/W1494152240","https://openalex.org/W4293159259","https://openalex.org/W2903040985","https://openalex.org/W4244639592","https://openalex.org/W2063779099","https://openalex.org/W2546565930","https://openalex.org/W2579594055"],"abstract_inverted_index":{"With":[0],"power":[1,28,126,141],"and":[2,37,52,69,86],"cooling":[3],"becoming":[4],"an":[5,42],"increasingly":[6],"costly":[7],"part":[8],"of":[9,13,19,89,142],"the":[10,16,98,140,143],"operating":[11],"budget":[12],"a":[14,101,103,111,124],"server,":[15],"old":[17],"trend":[18],"striving":[20],"for":[21,27,44,61,100],"higher":[22],"performance":[23],"with":[24,73],"little":[25],"regard":[26],"is":[29],"over.":[30],"Emerging":[31],"semiconductor":[32],"process":[33],"technologies,":[34],"multicore":[35,104],"architectures,":[36],"new":[38],"interconnect":[39],"technology":[40,79],"provide":[41,87],"avenue":[43],"future":[45],"servers":[46],"to":[47,109,136,146],"become":[48],"low":[49,63,125],"power,":[50],"compact,":[51],"possibly":[53],"mobile.":[54],"In":[55,93],"talk":[56],"we":[57,96,118],"examine":[58,97],"two":[59],"techniques":[60],"achieving":[62],"power:":[64],"(1)":[65],"3D":[66,76,107],"die":[67,77],"stacking;":[68],"(2)":[70],"replacing":[71],"DRAM":[72],"flash":[74],"memory.":[75],"stacking":[78,108],"can":[80,133],"bond":[81],"multiple":[82],"dies":[83],"together":[84],"vertically":[85],"millions":[88],"connections":[90],"between":[91],"layers.":[92],"this":[94],"talk,":[95],"case":[99],"PicoServer,":[102],"architecture":[105],"using":[106],"implement":[110],"simple,":[112],"low-power,":[113],"high-performance":[114],"server":[115],"system.":[116],"Secondly,":[117],"will":[119],"show":[120],"how":[121],"Flash":[122],"memory,":[123,145],"high":[127],"density":[128],"non-":[129],"volatile":[130],"memory":[131],"technology,":[132],"be":[134],"used":[135],"replace":[137],"DRAM,":[138],"lowering":[139],"main":[144],"further":[147],"reduce":[148],"power.":[149]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}