{"id":"https://openalex.org/W2147703082","doi":"https://doi.org/10.1109/icsamos.2007.4285746","title":"The ARISE Reconfigurable Instruction Set Extensions Framework","display_name":"The ARISE Reconfigurable Instruction Set Extensions Framework","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2147703082","doi":"https://doi.org/10.1109/icsamos.2007.4285746","mag":"2147703082"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2007.4285746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014728553","display_name":"Nikolaos Vassiliadis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Vassiliadis","raw_affiliation_strings":["Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110387177","display_name":"George Theodoridis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Theodoridis","raw_affiliation_strings":["Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spiridon Nikolaidis","raw_affiliation_strings":["Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sect. of Electronics & Computers, Depart. of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8791066408157349},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.7065478563308716},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6614078879356384},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6449971795082092},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.6112788319587708},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5664427280426025},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5593344569206238},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5438492894172668},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44440770149230957},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42696407437324524},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41083014011383057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4042394161224365},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3887718915939331}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8791066408157349},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.7065478563308716},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6614078879356384},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6449971795082092},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.6112788319587708},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5664427280426025},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5593344569206238},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5438492894172668},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44440770149230957},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42696407437324524},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41083014011383057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4042394161224365},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3887718915939331},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icsamos.2007.4285746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.102.3699","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.3699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://electronics.physics.auth.gr/people/nivas/papers/Vassiliadis_ICSAMOS07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1534272667","https://openalex.org/W2096785338","https://openalex.org/W2098129944","https://openalex.org/W2104559582","https://openalex.org/W2105471813","https://openalex.org/W2115294662","https://openalex.org/W2137570657","https://openalex.org/W2142490124","https://openalex.org/W2146188244","https://openalex.org/W2148911285","https://openalex.org/W2156589477","https://openalex.org/W2165099691","https://openalex.org/W2168569016","https://openalex.org/W2173674295","https://openalex.org/W3146150975","https://openalex.org/W4234479839","https://openalex.org/W4252466729","https://openalex.org/W6674718134"],"related_works":["https://openalex.org/W2964115305","https://openalex.org/W1596861545","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2883183116","https://openalex.org/W2085872434","https://openalex.org/W2562747857","https://openalex.org/W4308095153","https://openalex.org/W2026084820"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"the":[5,9,16,31,34,41,44,48,52,61,63,67,72,77,89,92,100,104,134],"ARISE":[6,29,117,135],"framework":[7],"for":[8],"systematic":[10],"extension":[11],"of":[12,25,33,43,51,66,74,81,86,115,133],"typical":[13],"processors":[14],"with":[15,36,56],"necessary":[17],"infrastructure":[18],"to":[19,39,60,102,147],"support":[20],"arbitrary":[21],"number":[22],"and":[23,84,91],"type":[24],"reconfigurable":[26],"hardware":[27,45,78],"units.":[28,46,93],"extends":[30],"micro-architecture":[32],"processor":[35,53,90,105,120],"an":[37,116],"interface":[38],"allow":[40],"coupling":[42],"Furthermore,":[47],"instruction":[49,106],"set":[50,107],"is":[54],"extended":[55,118],"instructions":[57,96],"which":[58],"expose":[59],"programmer/compiler":[62],"full":[64],"control":[65,70],"interface.":[68],"This":[69],"includes":[71],"configuration":[73],"operations":[75],"on":[76],"units,":[79],"execution":[80],"these":[82],"operations,":[83],"communication":[85],"data":[87],"between":[88],"The":[94],"new":[95],"are":[97],"incorporated":[98],"without":[99],"need":[101],"redesign":[103],"architecture.":[108],"To":[109],"evaluate":[110],"our":[111],"proposal":[112],"a":[113,125,131],"model":[114,136],"MIPS":[119],"has":[121,137],"been":[122,138],"designed.":[123],"Using":[124],"turbodecoder":[126],"algorithm":[127],"as":[128],"benchmarking":[129],"application":[130,144],"simulation":[132],"performed.":[139],"Performance":[140],"results":[141],"show":[142],"impressive":[143],"speedups":[145],"up":[146],"times7.5.":[148]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}