{"id":"https://openalex.org/W2991392081","doi":"https://doi.org/10.1109/icrc.2019.8914705","title":"FPGA Demonstrator of a Programmable Ultra-Efficient Memristor-Based Machine Learning Inference Accelerator","display_name":"FPGA Demonstrator of a Programmable Ultra-Efficient Memristor-Based Machine Learning Inference Accelerator","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2991392081","doi":"https://doi.org/10.1109/icrc.2019.8914705","mag":"2991392081"},"language":"en","primary_location":{"id":"doi:10.1109/icrc.2019.8914705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2019.8914705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071889037","display_name":"Martin Folt\u00edn","orcid":"https://orcid.org/0000-0002-3386-0272"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Martin Foltin","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Fort Collins, Colorado, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Fort Collins, Colorado, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044966543","display_name":"Glaucimar Aguiar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Glaucimar Aguiar","raw_affiliation_strings":["Brazil Labs, Hewlett Packard Enterprise, Barueri, Brazil"],"affiliations":[{"raw_affiliation_string":"Brazil Labs, Hewlett Packard Enterprise, Barueri, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011784910","display_name":"Rodrigo Antunes","orcid":"https://orcid.org/0000-0002-1878-382X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rodrigo Antunes","raw_affiliation_strings":["Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032194210","display_name":"Pl\u00ednio Silveira","orcid":"https://orcid.org/0000-0003-3752-0141"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Plinio Silveira","raw_affiliation_strings":["Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018184559","display_name":"Gustavo Knuppe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gustavo Knuppe","raw_affiliation_strings":["Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062040311","display_name":"Joao Ambrosi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Joao Ambrosi","raw_affiliation_strings":["Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Brazil Labs, Hewlett Packard Enterprise, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065364179","display_name":"Soumitra Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117576","display_name":"Hewlett-Packard (India)","ror":"https://ror.org/02ffkja82","country_code":"IN","type":"company","lineage":["https://openalex.org/I1324840837","https://openalex.org/I4210117576"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumitra Chatterjee","raw_affiliation_strings":["SSTO RnD, Hewlett Packard Enterprise, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"SSTO RnD, Hewlett Packard Enterprise, Bangalore, India","institution_ids":["https://openalex.org/I4210117576"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004245841","display_name":"Jitendra Onkar Kolhe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117576","display_name":"Hewlett-Packard (India)","ror":"https://ror.org/02ffkja82","country_code":"IN","type":"company","lineage":["https://openalex.org/I1324840837","https://openalex.org/I4210117576"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jitendra Onkar Kolhe","raw_affiliation_strings":["SSTO RnD, Hewlett Packard Enterprise, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"SSTO RnD, Hewlett Packard Enterprise, Bangalore, India","institution_ids":["https://openalex.org/I4210117576"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076989019","display_name":"Sunil Lakshiminarashimha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117576","display_name":"Hewlett-Packard (India)","ror":"https://ror.org/02ffkja82","country_code":"IN","type":"company","lineage":["https://openalex.org/I1324840837","https://openalex.org/I4210117576"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sunil Lakshiminarashimha","raw_affiliation_strings":["Composable Engineering, Hewlett Packard Enterprise, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Composable Engineering, Hewlett Packard Enterprise, Bangalore, India","institution_ids":["https://openalex.org/I4210117576"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027761275","display_name":"Dejan Miloji\u010di\u0107","orcid":"https://orcid.org/0000-0001-9830-8588"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dejan Milojicic","raw_affiliation_strings":["Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008006179","display_name":"John Paul Strachan","orcid":"https://orcid.org/0000-0002-1382-3677"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Paul Strachan","raw_affiliation_strings":["Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028506879","display_name":"C. Warner","orcid":"https://orcid.org/0000-0002-4161-6421"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Craig Warner","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070687612","display_name":"Amit Sharma","orcid":"https://orcid.org/0000-0002-1700-8848"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Sharma","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Palo Alto, California, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Palo Alto, California, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027576141","display_name":"Eddie Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eddie Lee","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079257666","display_name":"Sai Rahul Chalamalasetti","orcid":"https://orcid.org/0000-0001-9004-440X"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Rahul Chalamalasetti","raw_affiliation_strings":["Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett Packard Labs, Hewlett Packard Enterprise, Palo Alto, California, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004436918","display_name":"Chris Brueggen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Brueggen","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010954812","display_name":"Charles Williams","orcid":"https://orcid.org/0000-0002-7900-4076"},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Williams","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Plano, Texas, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044902357","display_name":"Nathaniel Jansen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122178","display_name":"Hewlett Packard Enterprise (United States)","ror":"https://ror.org/020x0c621","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122178"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathaniel Jansen","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Houston, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Houston, Texas, USA","institution_ids":["https://openalex.org/I4210122178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071254506","display_name":"Felipe Saenz","orcid":"https://orcid.org/0000-0002-2776-6466"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Felipe Saenz","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Heredia, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Heredia, Costa Rica","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082006071","display_name":"Luis Federico Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luis Federico Li","raw_affiliation_strings":["Silicon Design Lab, Hewlett Packard Enterprise, Heredia, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Silicon Design Lab, Hewlett Packard Enterprise, Heredia, Costa Rica","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":20,"corresponding_author_ids":["https://openalex.org/A5071889037"],"corresponding_institution_ids":["https://openalex.org/I4210122178"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48466638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7363698482513428},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6552427411079407},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6057323217391968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5269585251808167},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.4888445734977722},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45836102962493896},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4476821720600128},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4459821581840515},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.43767234683036804},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4317779242992401},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.33511602878570557},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1827610433101654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1458396017551422},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12439030408859253},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11947286128997803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7363698482513428},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6552427411079407},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6057323217391968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5269585251808167},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.4888445734977722},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45836102962493896},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4476821720600128},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4459821581840515},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.43767234683036804},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4317779242992401},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.33511602878570557},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1827610433101654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1458396017551422},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12439030408859253},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11947286128997803},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icrc.2019.8914705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2019.8914705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1861492603","https://openalex.org/W2048266589","https://openalex.org/W2518281301","https://openalex.org/W2570343428","https://openalex.org/W2913104037","https://openalex.org/W2921077359","https://openalex.org/W2963027573"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W3207218810","https://openalex.org/W4292697011","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W2909534142","https://openalex.org/W2086672837","https://openalex.org/W4367187682","https://openalex.org/W1940420793","https://openalex.org/W3215957123"],"abstract_inverted_index":{"Hybrid":[0],"analog-digital":[1],"neuromorphic":[2],"accelerators":[3],"show":[4],"promise":[5],"for":[6,54,77,117,141,163],"significant":[7],"increase":[8],"in":[9],"performance":[10,157],"per":[11],"watt":[12],"of":[13,32,83,106],"deep":[14],"learning":[15],"inference":[16],"and":[17,74,91,145,159],"training":[18],"as":[19,69],"compared":[20],"with":[21,38,152],"conventional":[22],"technologies.":[23],"In":[24],"this":[25],"work":[26],"we":[27],"present":[28],"an":[29,142],"FPGA":[30,51],"demonstrator":[31,60,149],"a":[33,63,70,75,89,133],"programmable":[34],"hybrid":[35],"inferencing":[36],"accelerator,":[37],"memristor":[39],"analog":[40],"dot":[41],"product":[42],"engines":[43],"emulated":[44],"by":[45,65,132],"digital":[46],"matrix-vector":[47,107],"multiplication":[48,108],"units":[49,109],"employing":[50],"SRAM":[52],"memory":[53,114],"in-situ":[55],"weight":[56],"storage.":[57],"The":[58,122,148],"full-chip":[59],"interfaced":[61],"to":[62,102,155],"host":[64,93],"PCIe":[66],"interface":[67,94],"serves":[68],"software":[71],"development":[72],"platform":[73],"vehicle":[76],"further":[78],"hardware":[79,153],"microarchitecture":[80],"improvements.":[81],"Implementation":[82],"compute":[84],"cores,":[85],"tiles,":[86],"network":[87,119],"on":[88],"chip,":[90],"the":[92,127],"is":[95,100,129,139,150],"discussed.":[96,169],"New":[97],"pipelining":[98],"scheme":[99],"introduced":[101],"achieve":[103],"high":[104],"utilization":[105],"while":[110],"reducing":[111],"tile":[112],"data":[113,123],"size":[115],"requirements":[116],"neural":[118],"layer":[120],"activations.":[121],"flow":[124],"orchestration":[125],"between":[126],"tiles":[128],"described,":[130],"controlled":[131],"RISC-V":[134],"core.":[135],"Inferencing":[136],"accuracy":[137],"analysis":[138],"presented":[140],"example":[143],"RNN":[144],"CNN":[146],"models.":[147],"instrumented":[151],"monitors":[154],"enable":[156],"measurements":[158],"tuning.":[160],"Performance":[161],"projections":[162],"future":[164],"memristor-based":[165],"ASIC":[166],"are":[167],"also":[168]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}