{"id":"https://openalex.org/W2773227618","doi":"https://doi.org/10.1109/icrc.2017.8123686","title":"Routing Congestion Aware Cell Library Development for Monolithic 3D ICs","display_name":"Routing Congestion Aware Cell Library Development for Monolithic 3D ICs","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2773227618","doi":"https://doi.org/10.1109/icrc.2017.8123686","mag":"2773227618"},"language":"en","primary_location":{"id":"doi:10.1109/icrc.2017.8123686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2017.8123686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101876004","display_name":"Chen Yan","orcid":"https://orcid.org/0000-0003-4739-3190"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Yan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), NY","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.3792,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53061254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"113","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6043980121612549},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5812371969223022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5796492695808411},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5776589512825012},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.5298566222190857},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5104619264602661},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4942035973072052},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40131449699401855},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38351595401763916},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35025057196617126},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08471927046775818},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08181685209274292}],"concepts":[{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6043980121612549},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5812371969223022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5796492695808411},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5776589512825012},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.5298566222190857},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5104619264602661},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4942035973072052},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40131449699401855},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38351595401763916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35025057196617126},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08471927046775818},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08181685209274292},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icrc.2017.8123686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2017.8123686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W759502517","https://openalex.org/W1751600266","https://openalex.org/W2002806561","https://openalex.org/W2089979174","https://openalex.org/W2129785295","https://openalex.org/W2481508967","https://openalex.org/W2510950183","https://openalex.org/W2580980708","https://openalex.org/W2752483262","https://openalex.org/W2757604236","https://openalex.org/W6637775719"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W2171793444","https://openalex.org/W2338273177","https://openalex.org/W1596716095","https://openalex.org/W2470954454"],"abstract_inverted_index":{"According":[0],"to":[1,70,111,129],"International":[2],"Roadmap":[3],"for":[4,15,92,154],"Devices":[5],"and":[6,43,63,72,119,151],"Systems":[7],"(IRDS),":[8],"after":[9],"2024,":[10,20],"there":[11],"is":[12,68,86],"no":[13],"headroom":[14],"2D":[16],"geometry":[17],"scaling.":[18],"By":[19],"IRDS":[21],"predicts":[22],"that":[23],"monolithic":[24,75,137,155],"3D":[25,76,83,123,138,156],"integration":[26,93],"technology":[27],"will":[28],"be":[29,127],"one":[30],"of":[31,50,81,106,132,146],"the":[32,40,48,82,89,107,113,133],"most":[33],"critical":[34],"performance":[35],"boosters.":[36],"This":[37],"prediction":[38],"follows":[39],"highly":[41],"promising":[42],"relatively":[44],"recent":[45],"improvements":[46],"on":[47,53],"fabrication":[49],"second-tier":[51],"devices":[52],"a":[54,60],"single":[55],"substrate.":[56],"In":[57],"this":[58],"study,":[59],"fully":[61],"functional":[62],"open":[64],"source":[65],"cell":[66,84],"library":[67,85,108,124],"developed":[69],"design":[71,96],"characterize":[73],"large-scale":[74],"ICs.":[77],"The":[78,122],"second":[79],"version":[80],"equipped":[87],"with":[88],"required":[90],"files":[91],"into":[94],"existing":[95],"automation":[97],"tools,":[98],"thereby":[99],"enabling":[100],"chip-level":[101,142],"benchmarking.":[102],"Furthermore,":[103],"multiple":[104],"versions":[105],"are":[109],"proposed":[110],"investigate":[112],"tradeoffs":[114],"among":[115],"routability,":[116],"timing,":[117],"power,":[118],"area":[120],"characteristics.":[121],"can":[125],"also":[126],"used":[128],"analyze":[130],"some":[131],"important":[134],"issues":[135],"in":[136],"ICs,":[139],"such":[140],"as":[141],"thermal":[143,148],"characteristics,":[144],"efficacy":[145],"various":[147],"management":[149],"methodologies,":[150],"design-for-test":[152],"methods":[153],"integration.":[157]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}