{"id":"https://openalex.org/W2771550120","doi":"https://doi.org/10.1109/icrc.2017.8123637","title":"Advanced Packaging and Heterogeneous Integration to Reboot Computing","display_name":"Advanced Packaging and Heterogeneous Integration to Reboot Computing","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2771550120","doi":"https://doi.org/10.1109/icrc.2017.8123637","mag":"2771550120"},"language":"en","primary_location":{"id":"doi:10.1109/icrc.2017.8123637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2017.8123637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/content/qt65q323d9/qt65q323d9.pdf?t=p0lvdk","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036103216","display_name":"Saptadeep Pal","orcid":"https://orcid.org/0000-0002-8777-8573"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saptadeep Pal","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091022757","display_name":"Subramanian S. Iyer","orcid":"https://orcid.org/0000-0003-1220-031X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subramanian S. Iyer","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.3792,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52544756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6761708855628967},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5732184052467346},{"id":"https://openalex.org/keywords/reboot","display_name":"Reboot","score":0.5207152962684631},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4899574816226959},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.48178550601005554},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.4715825617313385},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.44870084524154663},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4388667047023773},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4150409996509552},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1253564953804016},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10740527510643005}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6761708855628967},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5732184052467346},{"id":"https://openalex.org/C120524526","wikidata":"https://www.wikidata.org/wiki/Q1709148","display_name":"Reboot","level":2,"score":0.5207152962684631},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4899574816226959},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.48178550601005554},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4715825617313385},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.44870084524154663},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4388667047023773},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4150409996509552},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1253564953804016},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10740527510643005},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icrc.2017.8123637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2017.8123637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt65q323d9","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/65q323d9","pdf_url":"https://escholarship.org/content/qt65q323d9/qt65q323d9.pdf?t=p0lvdk","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:qt65q323d9","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/65q323d9","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pal, Saptadeep; Iyer, Subramanian S.; & Gupta, Puneet. (2017). Advanced packaging and heterogeneous integration to reboot computing. Proc. of IEEE International Conference on Rebooting Computing (ICRC) 2017. UCLA: Retrieved from: http://www.escholarship.org/uc/item/65q323d9","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:escholarship.org/ark:/13030/qt65q323d9","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/65q323d9","pdf_url":"https://escholarship.org/content/qt65q323d9/qt65q323d9.pdf?t=p0lvdk","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2771550120.pdf","grobid_xml":"https://content.openalex.org/works/W2771550120.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1599240115","https://openalex.org/W1987786682","https://openalex.org/W2036877420","https://openalex.org/W2114684032","https://openalex.org/W2118526491","https://openalex.org/W2122206014","https://openalex.org/W2166792218","https://openalex.org/W2168732909","https://openalex.org/W2194162307","https://openalex.org/W2320552075","https://openalex.org/W2518432791","https://openalex.org/W2549081672","https://openalex.org/W2742519254","https://openalex.org/W2745282586","https://openalex.org/W3158761656","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W2347997421","https://openalex.org/W2484510436","https://openalex.org/W2070989512","https://openalex.org/W4388140715","https://openalex.org/W2099432819","https://openalex.org/W2345419794","https://openalex.org/W4254229464","https://openalex.org/W2136448506","https://openalex.org/W4385998283","https://openalex.org/W4383106378"],"abstract_inverted_index":{"In":[0,156],"the":[1,44,58,68,82,121,146,158,164,174],"past":[2],"several":[3],"decades":[4],"on-chip":[5],"dimensions":[6,12,25],"have":[7,17,35],"scaled":[8,18],"over":[9],"2000X,":[10],"while":[11],"on":[13,66,141],"printed":[14,47],"circuit":[15,48],"board":[16,49],"4-5X.":[19],"This":[20,89,98,114],"modest":[21],"scaling":[22],"of":[23,95,148,163,181,189],"packaging":[24],"has":[26],"severely":[27],"limited":[28],"system":[29],"scaling.":[30],"To":[31],"address":[32],"this,":[33],"we":[34],"proposed":[36],"a":[37,126,142],"disruptive":[38],"package-free":[39],"integration":[40,115,179],"scheme.":[41],"We":[42],"replace":[43,57],"traditional":[45,59],"organic":[46,168],"(PCB)":[50],"with":[51,136],"silicon":[52],"interconnect":[53],"fabric":[54],"(SiIF)":[55],"and":[56,81,103,107,194],"package":[60],"by":[61,79,87],"directly":[62],"mounting":[63],"bare":[64],"chiplets":[65],"to":[67,119,131,167,172,200],"SiIF.":[69],"Fine":[70],"pitch":[71],"solderless":[72],"copper":[73],"pillar":[74],"connections":[75],"increase":[76],"IO":[77],"density":[78],"20-80X":[80],"inter-chiplet":[83],"spacing":[84],"is":[85],"reduced":[86],"10-20X.":[88],"enables":[90],"highly":[91],"parallel":[92],"communication":[93,109,150],"instead":[94],"serialized":[96],"links.":[97],"achieves":[99],"higher":[100],"bandwidth/mm":[101],"(~100X)":[102],"lower":[104,108],"latency":[105],"(~25X)":[106],"energy":[110,151],"per":[111],"bit":[112],"(~200X).":[113],"technology":[116],"allows":[117,170,184],"us":[118,171],"challenge":[120],"conventional":[122],"communication-limited":[123],"architectures":[124],"in":[125],"substantial":[127],"way.":[128],"The":[129,177],"ability":[130],"heterogeneously":[132],"integrate":[133],"diverse":[134],"dies":[135],"arbitrarily":[137],"fine":[138],"granularity,":[139],"but":[140],"wafer":[143],"scale,":[144],"reduces":[145],"cost":[147],"processor-memory":[149],"opening":[152,197],"new":[153,198],"compute":[154],"paradigms.":[155],"addition,":[157],"superior":[159],"heat":[160],"spreading":[161],"properties":[162],"SiIF":[165],"compared":[166],"PCBs":[169],"run":[173],"cores":[175],"harder.":[176],"heterogeneous":[178,190],"property":[180],"our":[182],"scheme,":[183],"for":[185],"an":[186],"intimate":[187],"mingling":[188],"processor":[191],"cores,":[192],"FPGAs":[193],"memory":[195],"types":[196],"avenues":[199],"reboot":[201],"computing.":[202]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}