{"id":"https://openalex.org/W2552932825","doi":"https://doi.org/10.1109/icrc.2016.7738711","title":"Erasing logic-memory boundaries in superconductor electronics","display_name":"Erasing logic-memory boundaries in superconductor electronics","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2552932825","doi":"https://doi.org/10.1109/icrc.2016.7738711","mag":"2552932825"},"language":"en","primary_location":{"id":"doi:10.1109/icrc.2016.7738711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2016.7738711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041638422","display_name":"\u0412.\u041a. \u0421\u0435\u043c\u0435\u043d\u043e\u0432","orcid":"https://orcid.org/0000-0002-8039-1931"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vasili K. Semenov","raw_affiliation_strings":["Department of Physics and Astronomy, Stony Brook University, Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Physics and Astronomy, Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5041638422"],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59432011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6719872951507568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6272727251052856},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5669378042221069},{"id":"https://openalex.org/keywords/magic","display_name":"MAGIC (telescope)","score":0.5643746852874756},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5537449717521667},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5429560542106628},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4939470887184143},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.47850075364112854},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.46620309352874756},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45459818840026855},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4154154658317566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33150532841682434},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3257773220539093},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3129381239414215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30863410234451294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1817854642868042},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16105645895004272},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10115379095077515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09031450748443604}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6719872951507568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6272727251052856},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5669378042221069},{"id":"https://openalex.org/C2777704519","wikidata":"https://www.wikidata.org/wiki/Q45732","display_name":"MAGIC (telescope)","level":2,"score":0.5643746852874756},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5537449717521667},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5429560542106628},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4939470887184143},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.47850075364112854},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.46620309352874756},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45459818840026855},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4154154658317566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33150532841682434},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3257773220539093},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3129381239414215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30863410234451294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1817854642868042},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16105645895004272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10115379095077515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09031450748443604},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icrc.2016.7738711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2016.7738711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320333051","display_name":"Intelligence Advanced Research Projects Activity","ror":"https://ror.org/01v3fsc55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1910760595","https://openalex.org/W1964773178","https://openalex.org/W1969911580","https://openalex.org/W1987409121","https://openalex.org/W1987660421","https://openalex.org/W1997481398","https://openalex.org/W2010542424","https://openalex.org/W2022691368","https://openalex.org/W2032415713","https://openalex.org/W2033262734","https://openalex.org/W2058490651","https://openalex.org/W2092833215","https://openalex.org/W2096322909","https://openalex.org/W2101492855","https://openalex.org/W2108417288","https://openalex.org/W2112547256","https://openalex.org/W2117099891","https://openalex.org/W2119587409","https://openalex.org/W2121011856","https://openalex.org/W2123710705","https://openalex.org/W2137349796","https://openalex.org/W2142109169","https://openalex.org/W2152725368","https://openalex.org/W2153698838","https://openalex.org/W2169714673","https://openalex.org/W2206019357","https://openalex.org/W2218744901","https://openalex.org/W2266823799","https://openalex.org/W2543907405","https://openalex.org/W3098838841","https://openalex.org/W3100201143","https://openalex.org/W3105474961","https://openalex.org/W3123829282","https://openalex.org/W4205926352","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W2373127312","https://openalex.org/W2197466303","https://openalex.org/W2351310008","https://openalex.org/W659242671","https://openalex.org/W2098419840","https://openalex.org/W2377041390","https://openalex.org/W3129977055","https://openalex.org/W1497518879","https://openalex.org/W2243536805","https://openalex.org/W2386022279"],"abstract_inverted_index":{"Superconductor":[0],"electronics":[1,100],"holds":[2],"records":[3],"for":[4,82,181],"clock":[5,62],"frequency":[6,63],"and":[7,14,80,94,111,152,220,235,255,276],"energy":[8,95,153,241,277],"efficiency":[9,278],"at":[10],"the":[11,24,53,86,121,150,157,168,207,211,217,230,253,259],"chip":[12],"level,":[13],"is":[15,247],"also":[16],"projected":[17],"to":[18,33,40,65,77,105,119,163,171,205,239],"large":[19,245],"systems":[20],"that":[21,66,91,136],"can":[22],"absorb":[23],"cooling":[25],"overhead.":[26],"These":[27],"advantages":[28,97,257],"have":[29],"nevertheless":[30],"only":[31],"managed":[32],"give":[34],"this":[35],"technology":[36,73,269],"a":[37,106,126,267,272],"back":[38],"seat":[39],"CMOS":[41,54,68],"digital":[42],"circuits,":[43],"which":[44,270],"offer":[45],"orders":[46],"of":[47,67,98,109,114,129,160,216,229,244,258,274],"magnitude":[48],"more":[49,75],"complexity.":[50],"Furthermore,":[51],"pursuing":[52],"paradigm":[55,83],"with":[56,156],"superconductor":[57,72,99],"circuits":[58],"would":[59,202,213,223],"bring":[60],"their":[61,284],"down":[64],"circuits.":[69],"This":[70],"makes":[71],"much":[74],"open":[76],"risky":[78],"innovations":[79],"even":[81],"changes.":[84],"In":[85],"paper":[87],"we":[88],"point":[89],"out":[90],"both":[92],"(speed":[93],"efficiency)":[96],"could":[101,176],"be":[102,203,225,266],"preserved":[103],"due":[104],"unique":[107],"composition":[108],"memory":[110,164,236],"logic":[112,234],"functions":[113,219],"RSFQ":[115,123],"cells.":[116],"We":[117],"propose":[118],"reorganize":[120],"original":[122],"cells":[124],"into":[125],"new":[127,146,174,260],"family":[128],"Memory":[130],"And":[131],"loGIC":[132],"(MAGIC)":[133],"gate/register":[134],"objects":[135,148,175],"run":[137],"arithmetic":[138,218],"calculations":[139],"as":[140,142,178,192,194,249],"well":[141,193],"store":[143],"results.":[144],"The":[145,173,227,262],"MAGIC":[147,208],"eliminate":[149],"time":[151],"overheads":[154],"associated":[155],"conventional":[158],"transfer":[159,169],"computed":[161],"data":[162,231],"by":[165,190,280],"essentially":[166],"reducing":[167],"distance":[170],"zero.":[172],"serve":[177],"building":[179],"blocks":[180],"distributed":[182],"MAGIC-compatible":[183],"architectures,":[184],"differing":[185],"from":[186],"CMOS-like":[187],"register":[188],"files":[189],"processing":[191],"storing":[195],"data.":[196],"A":[197],"simple":[198],"Logic":[199],"Unit":[200],"(LU)":[201],"sufficient":[204],"control":[206],"registers,":[209],"because":[210],"registers":[212],"provide":[214],"most":[215],"separate":[221],"ALUs":[222],"not":[224],"needed.":[226],"reduction":[228],"exchange":[232],"between":[233],"units":[237],"leads":[238],"additional":[240],"saving.":[242],"Factorization":[243],"integers":[246],"presented":[248],"an":[250],"example":[251],"illustrating":[252],"speed":[254],"density":[256],"approach.":[261],"end":[263],"result":[264],"will":[265],"superior":[268],"offers":[271],"combination":[273],"performance":[275],"unattainable":[279],"existing":[281],"technologies":[282],"or":[283],"possible":[285],"extensions.":[286]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}