{"id":"https://openalex.org/W2438937767","doi":"https://doi.org/10.1109/icrc.2016.7738690","title":"High throughput neural network based embedded streaming multicore processors","display_name":"High throughput neural network based embedded streaming multicore processors","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2438937767","doi":"https://doi.org/10.1109/icrc.2016.7738690","mag":"2438937767"},"language":"en","primary_location":{"id":"doi:10.1109/icrc.2016.7738690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2016.7738690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1606.04609","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103010512","display_name":"Raqibul Hasan","orcid":"https://orcid.org/0000-0001-6681-2202"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raqibul Hasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104090957","display_name":"Tarek M. Taha","orcid":null},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek M. Taha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055959085","display_name":"Chris Yakopcic","orcid":"https://orcid.org/0000-0001-6401-272X"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Yakopcic","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Dayton, Ohio, USA]","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032088072","display_name":"David J. Mountain","orcid":"https://orcid.org/0000-0002-4071-2702"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David J. Mountain","raw_affiliation_strings":["Laboratory for Physical Sciences at Research Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Physical Sciences at Research Park, MD, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7495137453079224},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744509220123291},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5523423552513123},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5439900755882263},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5008187294006348},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.47911643981933594},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.45373812317848206},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45079025626182556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.436581015586853},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.43403160572052},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4131975769996643},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.41313791275024414},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3212738633155823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2491913139820099},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.19288593530654907},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10494464635848999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10248827934265137},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10168617963790894},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08256185054779053},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07882213592529297}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7495137453079224},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744509220123291},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5523423552513123},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5439900755882263},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5008187294006348},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.47911643981933594},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.45373812317848206},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45079025626182556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.436581015586853},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.43403160572052},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4131975769996643},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.41313791275024414},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3212738633155823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2491913139820099},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.19288593530654907},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10494464635848999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10248827934265137},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10168617963790894},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08256185054779053},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07882213592529297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icrc.2016.7738690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icrc.2016.7738690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Rebooting Computing (ICRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1606.04609","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1606.04609","pdf_url":"https://arxiv.org/pdf/1606.04609","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:2438937767","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1606.04609.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.1606.04609","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1606.04609","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1606.04609","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1606.04609","pdf_url":"https://arxiv.org/pdf/1606.04609","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2438937767.pdf","grobid_xml":"https://content.openalex.org/works/W2438937767.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W1980446076","https://openalex.org/W1997629593","https://openalex.org/W2006312753","https://openalex.org/W2032094184","https://openalex.org/W2047223359","https://openalex.org/W2048266589","https://openalex.org/W2055789895","https://openalex.org/W2056137328","https://openalex.org/W2057434193","https://openalex.org/W2075493167","https://openalex.org/W2091777687","https://openalex.org/W2105102111","https://openalex.org/W2112181056","https://openalex.org/W2130713707","https://openalex.org/W2137265220","https://openalex.org/W2138565468","https://openalex.org/W2138913040","https://openalex.org/W2141278204","https://openalex.org/W2145942961","https://openalex.org/W2156425544","https://openalex.org/W2160428323","https://openalex.org/W2161663128","https://openalex.org/W2162651880","https://openalex.org/W2170382128","https://openalex.org/W2170731400","https://openalex.org/W3139689176","https://openalex.org/W3152310809","https://openalex.org/W4236302577","https://openalex.org/W6649572380","https://openalex.org/W6651700774","https://openalex.org/W6664385080","https://openalex.org/W6669558053"],"related_works":["https://openalex.org/W2962969616","https://openalex.org/W2560221416","https://openalex.org/W7670771","https://openalex.org/W1983648187","https://openalex.org/W2134245532","https://openalex.org/W2550017862","https://openalex.org/W2560531111","https://openalex.org/W2087055319","https://openalex.org/W3204748578","https://openalex.org/W2001031944","https://openalex.org/W2169605615","https://openalex.org/W1501038941","https://openalex.org/W2135052239","https://openalex.org/W2168306789","https://openalex.org/W2142886674","https://openalex.org/W2060359923","https://openalex.org/W1609453596","https://openalex.org/W1569464542","https://openalex.org/W2120461276","https://openalex.org/W3184429126"],"abstract_inverted_index":{"With":[0],"power":[1,13,96],"consumption":[2],"becoming":[3,16],"a":[4],"critical":[5],"processor":[6],"design":[7,39,62],"issue,":[8],"specialized":[9,82],"architectures":[10,112],"for":[11,28,68,131],"low":[12],"processing":[14,30],"are":[15],"popular.":[17],"Several":[18],"studies":[19],"have":[20,59],"shown":[21],"that":[22,46,108,127],"neural":[23,44,66],"networks":[24],"can":[25,113],"be":[26,48],"used":[27,49],"signal":[29],"and":[31,88,95,120],"pattern":[32],"recognition":[33],"applications.":[34],"This":[35],"study":[36],"examines":[37],"the":[38,61,69,76,109,132],"of":[40,63,75,123,128],"memristor":[41,110],"based":[42,65,79,111],"multicore":[43,77,102],"processors":[45,67,78,130],"would":[47],"primarily":[50],"to":[51],"process":[52],"data":[53],"directly":[54],"from":[55],"sensors.":[56],"Additionally,":[57],"we":[58],"examined":[60],"SRAM":[64],"same":[70],"task.":[71],"Full":[72],"system":[73],"evaluation":[74],"on":[80],"these":[81],"cores":[83],"were":[84,98],"performed":[85],"taking":[86],"I/O":[87],"routing":[89],"circuits":[90],"into":[91],"consideration.":[92],"The":[93],"area":[94],"benefits":[97],"compared":[99],"with":[100],"traditional":[101],"RISC":[103,129],"processors.":[104],"Our":[105],"results":[106],"show":[107],"provide":[114],"an":[115],"energy":[116],"efficiency":[117],"between":[118],"three":[119],"five":[121],"orders":[122],"magnitude":[124],"greater":[125],"than":[126],"benchmarks":[133],"examined.":[134]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
