{"id":"https://openalex.org/W1597981585","doi":"https://doi.org/10.1109/icppw.2003.1240356","title":"Memory resource considerations in the load balancing of software DSM systems","display_name":"Memory resource considerations in the load balancing of software DSM systems","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W1597981585","doi":"https://doi.org/10.1109/icppw.2003.1240356","mag":"1597981585"},"language":"en","primary_location":{"id":"doi:10.1109/icppw.2003.1240356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icppw.2003.1240356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Conference on Parallel Processing Workshops, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041759497","display_name":"Yen\u2010Tso Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I89178830","display_name":"National Kaohsiung University of Applied Sciences","ror":"https://ror.org/04wydzr61","country_code":"TW","type":"education","lineage":["https://openalex.org/I89178830"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Tso Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","Dept. of Electr. Eng., National Chung Kung Univ., Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I89178830"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Kung Univ., Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056691743","display_name":"Tyng\u2010Yeu Liang","orcid":"https://orcid.org/0000-0002-8875-678X"},"institutions":[{"id":"https://openalex.org/I89178830","display_name":"National Kaohsiung University of Applied Sciences","ror":"https://ror.org/04wydzr61","country_code":"TW","type":"education","lineage":["https://openalex.org/I89178830"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tyng-Yeu Liang","raw_affiliation_strings":["Department of Electrical Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","National Kaohsiung University of Applied Sciences"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I89178830"]},{"raw_affiliation_string":"National Kaohsiung University of Applied Sciences","institution_ids":["https://openalex.org/I89178830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100813998","display_name":"C.\u2010T. Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Ting Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","National Chung Kung University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Chung Kung University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103100406","display_name":"Ce-Kuen Shieh","orcid":"https://orcid.org/0000-0003-3828-9113"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ce-Kuen Shieh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","National Chung Kung University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Chung Kung University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041759497"],"corresponding_institution_ids":["https://openalex.org/I89178830","https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.08156075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e83 d","issue":null,"first_page":"71","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8381830453872681},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6543306708335876},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.6219414472579956},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5349451303482056},{"id":"https://openalex.org/keywords/load-management","display_name":"Load management","score":0.4877689480781555},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.486870676279068},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4593290686607361},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.42280927300453186},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4201894700527191},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.41287434101104736},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.41060003638267517},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.40115344524383545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.345306396484375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31730788946151733},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11974778771400452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8381830453872681},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6543306708335876},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.6219414472579956},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5349451303482056},{"id":"https://openalex.org/C2779370713","wikidata":"https://www.wikidata.org/wiki/Q357554","display_name":"Load management","level":2,"score":0.4877689480781555},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.486870676279068},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4593290686607361},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.42280927300453186},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4201894700527191},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.41287434101104736},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.41060003638267517},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.40115344524383545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.345306396484375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31730788946151733},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11974778771400452},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icppw.2003.1240356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icppw.2003.1240356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Conference on Parallel Processing Workshops, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1536175552","https://openalex.org/W1545893079","https://openalex.org/W1559023493","https://openalex.org/W2072201530","https://openalex.org/W2097674077","https://openalex.org/W2100867450","https://openalex.org/W2109668944","https://openalex.org/W2138180780","https://openalex.org/W2162477720","https://openalex.org/W2171463257","https://openalex.org/W4250059547","https://openalex.org/W6632026180","https://openalex.org/W6633303746","https://openalex.org/W6684963062"],"related_works":["https://openalex.org/W2059368477","https://openalex.org/W2026512611","https://openalex.org/W4381884576","https://openalex.org/W2083853670","https://openalex.org/W1973011047","https://openalex.org/W1489706965","https://openalex.org/W60271372","https://openalex.org/W1990817968","https://openalex.org/W2138180780","https://openalex.org/W2541969701"],"abstract_inverted_index":{"Obtaining":[0],"a":[1,51,119,137],"load":[2,23,120,139,165],"balance":[3,121],"is":[4,16,171,177],"essential":[5],"if":[6],"the":[7,35,39,43,56,60,76,81,85,91,100,112,156,164,174],"program":[8,30,57,102],"performance":[9,103],"of":[10,38,88,94,115,158,167],"distributed":[11],"shared":[12],"memory":[13,46,96,150,160,189],"(DSM)":[14],"systems":[15,27,144],"to":[17,65,110],"be":[18,63,73],"optimized.":[19],"In":[20],"achieving":[21],"this":[22,95],"balance,":[24],"most":[25],"DSM":[26,143,168],"simply":[28],"distribute":[29],"threads":[31,61],"in":[32,54],"accordance":[33],"with":[34,79],"CPU":[36,89,125,148,186],"power":[37],"individual":[40],"processors":[41],"within":[42],"network.":[44],"However,":[45],"access":[47,97],"costs":[48],"also":[49],"play":[50],"significant":[52],"role":[53],"determining":[55],"performance.":[58],"Although":[59],"will":[62,71,128],"able":[64],"complete":[66],"their":[67,69],"tasks,":[68],"execution":[70,113],"inevitably":[72],"delayed":[74],"by":[75,117],"latency":[77,98],"associated":[78],"executing":[80],"page":[82],"replacements.":[83],"With":[84],"rapid":[86],"development":[87],"chips,":[90],"relative":[92],"influence":[93],"upon":[99,124],"overall":[101],"has":[104],"become":[105],"increasingly":[106],"significant.":[107],"Therefore,":[108],"attempts":[109],"minimize":[111],"time":[114],"applications":[116],"establishing":[118],"based":[122],"purely":[123],"resource":[126],"considerations":[127],"only":[129,185],"achieve":[130],"limited":[131],"success.":[132],"The":[133,152],"current":[134],"study":[135],"proposes":[136],"new":[138],"balancing":[140,166],"scheme":[141],"for":[142],"which":[145,183],"considers":[146],"both":[147],"and":[149],"resources.":[151,190],"present":[153],"results":[154],"confirm":[155],"importance":[157],"considering":[159],"resources":[161,187],"when":[162],"addressing":[163],"systems.":[169],"It":[170],"shown":[172],"that":[173],"proposed":[175],"method":[176],"more":[178],"effective":[179],"than":[180],"previous":[181],"schemes":[182],"considered":[184],"or":[188]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}