{"id":"https://openalex.org/W2293935842","doi":"https://doi.org/10.1109/icpp.2015.69","title":"Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation","display_name":"Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2293935842","doi":"https://doi.org/10.1109/icpp.2015.69","mag":"2293935842"},"language":"en","primary_location":{"id":"doi:10.1109/icpp.2015.69","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2015.69","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 44th International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035205847","display_name":"Tetsu Kobayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsu Kobayashi","raw_affiliation_strings":["Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005891395","display_name":"Shigeyuki Sato","orcid":"https://orcid.org/0000-0002-1496-1422"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shigeyuki Sato","raw_affiliation_strings":["Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan","Graduate School of Information Science and Technology, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"Graduate School of Information Science and Technology, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053012149","display_name":"Hideya Iwasaki","orcid":"https://orcid.org/0000-0002-3708-6624"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideya Iwasaki","raw_affiliation_strings":["Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Communications Engineering and Informatics, The University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17799826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"600","last_page":"609"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.876380980014801},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8567788600921631},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7825534343719482},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.6663710474967957},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6231280565261841},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.589238166809082},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5320371985435486},{"id":"https://openalex.org/keywords/concurrent-data-structure","display_name":"Concurrent data structure","score":0.5301063060760498},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.31261712312698364},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.2878464162349701},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27273619174957275},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1735517680644989},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1245327889919281}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.876380980014801},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8567788600921631},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7825534343719482},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.6663710474967957},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6231280565261841},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.589238166809082},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5320371985435486},{"id":"https://openalex.org/C203222032","wikidata":"https://www.wikidata.org/wiki/Q5159104","display_name":"Concurrent data structure","level":3,"score":0.5301063060760498},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.31261712312698364},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.2878464162349701},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27273619174957275},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1735517680644989},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1245327889919281}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpp.2015.69","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2015.69","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 44th International Conference on Parallel Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W127251908","https://openalex.org/W1542975293","https://openalex.org/W1969549682","https://openalex.org/W1974165977","https://openalex.org/W1979330015","https://openalex.org/W2042661579","https://openalex.org/W2094222793","https://openalex.org/W2097061393","https://openalex.org/W2097717378","https://openalex.org/W2098365678","https://openalex.org/W2109991971","https://openalex.org/W2110679722","https://openalex.org/W2113766267","https://openalex.org/W2124861237","https://openalex.org/W2133386065","https://openalex.org/W2135430119","https://openalex.org/W2139645669","https://openalex.org/W2152719738","https://openalex.org/W4244583165","https://openalex.org/W4254608805","https://openalex.org/W6605244122"],"related_works":["https://openalex.org/W2751166390","https://openalex.org/W2912336518","https://openalex.org/W2138476373","https://openalex.org/W4254473902","https://openalex.org/W247987398","https://openalex.org/W3003186017","https://openalex.org/W2188165706","https://openalex.org/W3008217702","https://openalex.org/W3174664046","https://openalex.org/W3019991704"],"abstract_inverted_index":{"Efficient":[0],"transactional":[1,14,23],"executions":[2],"are":[3],"desirable":[4],"for":[5,19,49,71],"parallel":[6,56,72],"implementations":[7,86,117],"of":[8,34,74,87,113,115],"algorithms":[9],"with":[10,30,46,122],"graph":[11,47],"refinements.":[12],"Hardware":[13],"memory":[15],"(HTM)":[16],"is":[17,43],"promising":[18],"easy":[20],"yet":[21],"efficient":[22],"executions.":[24],"Long":[25],"HTM":[26,61,69,84],"transactions,":[27],"however,":[28],"abort":[29],"high":[31],"probability":[32],"because":[33],"hardware":[35],"limitations.":[36],"Unfortunately,":[37],"Delaunay":[38],"mesh":[39,50],"refinement":[40],"(DMR),":[41],"which":[42],"an":[44,78],"algorithm":[45],"refinements":[48],"generation,":[51],"causes":[52],"long":[53],"transactions.":[54,82],"Its":[55],"implementation":[57,73],"naively":[58],"based":[59,85],"on":[60],"therefore":[62],"leads":[63],"to":[64,80,120],"poor":[65],"performance.":[66],"To":[67],"utilize":[68],"efficiently":[70],"DMR,":[75],"we":[76],"present":[77],"approach":[79],"shortening":[81],"Our":[83],"DMR":[88],"achieved":[89],"significantly":[90],"higher":[91],"throughput":[92],"and":[93,101],"better":[94],"scalability":[95],"than":[96],"a":[97,105],"naive":[98],"HTM-based":[99],"one":[100,114],"lock-based":[102],"ones.":[103],"On":[104],"quad-core":[106],"Has":[107],"well":[108],"processor,":[109],"the":[110],"absolute":[111],"speedup":[112],"our":[116],"was":[118],"up":[119],"2.64":[121],"16":[123],"threads.":[124]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}