{"id":"https://openalex.org/W2150121003","doi":"https://doi.org/10.1109/icpp.2003.1240600","title":"Performance and power impact of issue-width in chip-multiprocessor cores","display_name":"Performance and power impact of issue-width in chip-multiprocessor cores","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2150121003","doi":"https://doi.org/10.1109/icpp.2003.1240600","mag":"2150121003"},"language":"en","primary_location":{"id":"doi:10.1109/icpp.2003.1240600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2003.1240600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Conference on Parallel Processing, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064478216","display_name":"Magnus Ekman","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"M. Ekman","raw_affiliation_strings":["Department of Computer Engineering, Chalmers University of Technology, Goteborg, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, Goteborg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091704449","display_name":"Per Stenstr\u00f6m","orcid":"https://orcid.org/0000-0002-7441-8245"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"P. Stenstrom","raw_affiliation_strings":["Department of Computer Engineering, Chalmers University of Technology, Goteborg, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, Goteborg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"359","last_page":"368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7528668642044067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6767087578773499},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6754592061042786},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6588010787963867},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6486836671829224},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6071302890777588},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5395551919937134},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5363619923591614},{"id":"https://openalex.org/keywords/splash","display_name":"Splash","score":0.501981258392334},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4494483470916748},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.44681859016418457},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42236945033073425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4090766906738281},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13946902751922607},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1390283703804016},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11693108081817627},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09819206595420837},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.07444709539413452}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7528668642044067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6767087578773499},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6754592061042786},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6588010787963867},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6486836671829224},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6071302890777588},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5395551919937134},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5363619923591614},{"id":"https://openalex.org/C2780644530","wikidata":"https://www.wikidata.org/wiki/Q656906","display_name":"Splash","level":2,"score":0.501981258392334},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4494483470916748},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.44681859016418457},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42236945033073425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4090766906738281},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13946902751922607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1390283703804016},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11693108081817627},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09819206595420837},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.07444709539413452},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icpp.2003.1240600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2003.1240600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Conference on Parallel Processing, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.90.9267","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.90.9267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/~albonesi/wced03/papers/ekman.pdf","raw_type":"text"},{"id":"pmh:oai:publications.lib.chalmers.se:23434","is_oa":false,"landing_page_url":"http://publications.lib.chalmers.se/publication/23434-performance-and-power-impact-of-issue-width-in-chip-multiprocessor-cores","pdf_url":null,"source":{"id":"https://openalex.org/S4377196470","display_name":"Chalmers Publication Library (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text.Article.Journal.PeerReviewed"},{"id":"pmh:oai:research.chalmers.se:23434","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/23434","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W342735272","https://openalex.org/W1513706771","https://openalex.org/W1733564367","https://openalex.org/W1958945689","https://openalex.org/W2000490573","https://openalex.org/W2016622853","https://openalex.org/W2029171059","https://openalex.org/W2042008201","https://openalex.org/W2102727118","https://openalex.org/W2110999128","https://openalex.org/W2114421447","https://openalex.org/W2119160628","https://openalex.org/W2120625156","https://openalex.org/W2130838728","https://openalex.org/W2131054871","https://openalex.org/W2135183949","https://openalex.org/W2145021036","https://openalex.org/W2145871983","https://openalex.org/W2147077996","https://openalex.org/W2149743155","https://openalex.org/W2155470578","https://openalex.org/W2156174665","https://openalex.org/W2161864047","https://openalex.org/W2170653240","https://openalex.org/W2172190421","https://openalex.org/W2916411819","https://openalex.org/W3140903683","https://openalex.org/W3148484433","https://openalex.org/W4236892585","https://openalex.org/W4238549726","https://openalex.org/W4240441596","https://openalex.org/W4245631385","https://openalex.org/W4248492382","https://openalex.org/W4251139570","https://openalex.org/W4252368760","https://openalex.org/W4253202538","https://openalex.org/W4253401904","https://openalex.org/W6611606048","https://openalex.org/W6637859861","https://openalex.org/W6641097668","https://openalex.org/W6650494003","https://openalex.org/W6681352259","https://openalex.org/W6681818088","https://openalex.org/W6792941224","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W146417067","https://openalex.org/W2102140193","https://openalex.org/W4243132314","https://openalex.org/W2001031944","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2298526277"],"abstract_inverted_index":{"We":[0,32],"explore":[1],"the":[2,5,8,11,84,98],"trade-off":[3],"between":[4],"issue-width":[6],"of":[7,13],"cores":[9,14,49,88],"and":[10,30,62,83,93],"number":[12],"on":[15,34,67],"a":[16,68],"chip":[17],"by":[18],"considering":[19],"design":[20],"points":[21],"with":[22,25,63,71],"comparable":[23,64],"area":[24],"respect":[26],"to":[27,44,79],"both":[28],"performance":[29,92],"energy.":[31],"focus":[33],"scalable":[35],"parallel":[36],"applications":[37,56],"from":[38,46],"SPLASH-2.":[39],"While":[40],"they":[41],"are":[42],"known":[43],"benefit":[45],"as":[47,50,60],"many":[48],"possible":[51],"we":[52],"show":[53],"that":[54,86],"these":[55],"can":[57],"be":[58],"run":[59],"efficiently":[61],"power":[65,94],"consumption":[66,95],"chip-multiprocessor":[69],"(CMP)":[70],"fewer,":[72],"but":[73],"wider-issue":[74],"cores.":[75],"This":[76],"is":[77],"attributable":[78],"their":[80],"inherent":[81],"ILP":[82],"fact":[85],"fewer":[87],"result":[89],"in":[90,97],"less":[91],"losses":[96],"on-chip":[99],"memory":[100],"hierarchy":[101]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}