{"id":"https://openalex.org/W2149518642","doi":"https://doi.org/10.1109/icpp.2000.876167","title":"A balanced approach to high-level verification: performance trade-offs in verifying large-scale multiprocessors","display_name":"A balanced approach to high-level verification: performance trade-offs in verifying large-scale multiprocessors","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2149518642","doi":"https://doi.org/10.1109/icpp.2000.876167","mag":"2149518642"},"language":"en","primary_location":{"id":"doi:10.1109/icpp.2000.876167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2000.876167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2000 International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015385537","display_name":"Dennis Abts","orcid":"https://orcid.org/0009-0007-7108-9013"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Abts","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111963215","display_name":"Michael Symmons Roberts","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Roberts","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090091276","display_name":"David J. Lilja","orcid":"https://orcid.org/0000-0003-3785-8206"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Lilja","raw_affiliation_strings":["Electrical and Computer Engineering, Minnesota Supercomputing Institute, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Minnesota Supercomputing Institute, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015385537"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2309,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60933833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"505","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8723490238189697},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7916665077209473},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5847299695014954},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5717117190361023},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5444023609161377},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5051084160804749},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5050027966499329},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.45411255955696106},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4334331452846527},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4150688052177429},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4118589162826538},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36637628078460693},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.36380624771118164},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34314805269241333},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3334695100784302},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3256258964538574},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.18033349514007568},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.17644089460372925},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.15696120262145996},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12626728415489197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1175222396850586},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.100186288356781}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8723490238189697},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7916665077209473},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5847299695014954},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5717117190361023},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5444023609161377},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5051084160804749},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5050027966499329},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.45411255955696106},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4334331452846527},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4150688052177429},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4118589162826538},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36637628078460693},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.36380624771118164},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34314805269241333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3334695100784302},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3256258964538574},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.18033349514007568},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.17644089460372925},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.15696120262145996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12626728415489197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1175222396850586},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.100186288356781}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icpp.2000.876167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.2000.876167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2000 International Conference on Parallel Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.27.5463","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.27.5463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.msi.umn.edu/general/Reports/rptfiles/UMSI99-184/UMSI99-184.ps.Z","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.955.9992","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.955.9992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Dennis_Abts/publication/3869369_A_balanced_approach_to_high-level_verification_performance_trade-offs_in_verifying_large-scale_multiprocessors/links/0deec528b2f62c012e000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1496940124","https://openalex.org/W2003081193","https://openalex.org/W2100720297","https://openalex.org/W2156275124","https://openalex.org/W2538478261","https://openalex.org/W2942827234","https://openalex.org/W4231099510"],"related_works":["https://openalex.org/W3216777841","https://openalex.org/W1797968800","https://openalex.org/W4250205214","https://openalex.org/W2135766592","https://openalex.org/W2109703550","https://openalex.org/W4291186713","https://openalex.org/W2953079396","https://openalex.org/W4253381029","https://openalex.org/W2114827297","https://openalex.org/W2129190953"],"abstract_inverted_index":{"A":[0,32,130],"single":[1],"node":[2],"of":[3,9,14,16,20,34,74,111,122,128,156,167],"a":[4,102,162,165,172],"modern":[5],"scalable":[6],"multiprocessor":[7],"consists":[8],"several":[10],"ASICs":[11],"comprising":[12],"tens":[13],"millions":[15],"gates.":[17],"This":[18],"level":[19],"integration":[21],"and":[22,83,150,170],"complexity":[23],"imposes":[24],"an":[25,142],"enormous":[26],"onus":[27],"on":[28,94,153,161,164,171],"the":[29,61,72,119,154,157],"verification":[30,104],"process.":[31],"variety":[33],"tools,":[35],"ranging":[36],"from":[37],"discrete-event":[38],"logic":[39],"simulation":[40,54],"to":[41,48,60,136],"formal":[42],"model":[43,88],"checking,":[44],"can":[45],"be":[46],"used":[47],"attack":[49],"this":[50,115,138],"problem.":[51],"Unfortunately,":[52],"conventional":[53],"techniques,":[55],"with":[56],"their":[57],"primitive":[58],"interface":[59],"hardware":[62],"(i.e.":[63],"test":[64,145],"vectors),":[65],"are":[66],"inadequate":[67],"tools":[68],"for":[69],"reasoning":[70],"about":[71],"correctness":[73],"complex":[75],"architectural":[76],"features,":[77],"such":[78,95],"as":[79],"cache":[80],"coherence":[81],"protocols":[82],"memory":[84],"consistency":[85],"models.":[86],"Similarly,":[87],"checkers":[89],"offer":[90],"very":[91],"limited":[92],"utility":[93],"large":[96],"designs.":[97],"We":[98,147],"have":[99],"previously":[100],"proposed":[101],"novel":[103],"framework,":[105],"called":[106],"Raven,":[107],"that":[108],"addresses":[109],"many":[110],"these":[112],"challenges.":[113],"In":[114],"paper":[116],"we":[117],"examine":[118],"performance":[120,132,155],"implications":[121],"verifying":[123],"systems":[124],"at":[125],"higher":[126],"levels":[127],"abstraction.":[129],"detailed":[131],"analysis":[133],"is":[134],"conducted":[135],"compare":[137],"higher-level":[139],"approach":[140],"against":[141],"equivalent":[143],"Verilog":[144],"bench.":[146],"establish":[148],"lower":[149],"upper":[151],"bounds":[152],"Raven":[158],"environment":[159],"executing":[160],"single-processor":[163],"set":[166],"distributed":[168],"processors,":[169],"shared-memory":[173],"multiprocessor.":[174]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}