{"id":"https://openalex.org/W7124134693","doi":"https://doi.org/10.1109/icpads67057.2025.11322896","title":"FAI-CXL: An Efficient Hardware-Accelerated Fairness-Aware CXL Memory Pool Management with Fine-Grained Cacheline-Level Interleaving","display_name":"FAI-CXL: An Efficient Hardware-Accelerated Fairness-Aware CXL Memory Pool Management with Fine-Grained Cacheline-Level Interleaving","publication_year":2025,"publication_date":"2025-12-14","ids":{"openalex":"https://openalex.org/W7124134693","doi":"https://doi.org/10.1109/icpads67057.2025.11322896"},"language":null,"primary_location":{"id":"doi:10.1109/icpads67057.2025.11322896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads67057.2025.11322896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 31th International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114549779","display_name":"Jiaxi Li","orcid":"https://orcid.org/0009-0005-1936-6023"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaxi Li","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123053467","display_name":"Yixuan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yixuan Liu","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123008986","display_name":"Yunfei Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunfei Gu","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123006503","display_name":"Chentao Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chentao Wu","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8070999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8070999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.06069999933242798,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.042100001126527786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7045000195503235},{"id":"https://openalex.org/keywords/pooling","display_name":"Pooling","score":0.5835999846458435},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5285000205039978},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5130000114440918},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.48730000853538513},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.47099998593330383},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.45260000228881836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.833899974822998},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7045000195503235},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.5835999846458435},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5285000205039978},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5130000114440918},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.48730000853538513},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.47099998593330383},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.45260000228881836},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4431999921798706},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3968000113964081},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.36059999465942383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33709999918937683},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.323199987411499},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3231000006198883},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.3197999894618988},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.28540000319480896},{"id":"https://openalex.org/C2984984529","wikidata":"https://www.wikidata.org/wiki/Q7619925","display_name":"Storage management","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27880001068115234},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.25369998812675476}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpads67057.2025.11322896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads67057.2025.11322896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 31th International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1985229168","https://openalex.org/W2000041758","https://openalex.org/W2134473475","https://openalex.org/W2442049994","https://openalex.org/W2941584439","https://openalex.org/W3046440678","https://openalex.org/W3190496320","https://openalex.org/W4250569377","https://openalex.org/W4318541517","https://openalex.org/W4327930439","https://openalex.org/W4382394515","https://openalex.org/W4388757726","https://openalex.org/W4399677840","https://openalex.org/W4408901606","https://openalex.org/W4410359057"],"related_works":[],"abstract_inverted_index":{"Compute":[0],"Express":[1],"Link":[2],"(CXL)":[3],"enables":[4],"scalable":[5],"memory":[6,15,38,47],"disaggregation,":[7],"allowing":[8],"multiple":[9],"hosts":[10,35],"to":[11,87,116,127],"share":[12],"a":[13,44,97],"global":[14],"pool.":[16],"However,":[17],"existing":[18],"CXL":[19,46,63,106],"pooling":[20,129],"designs":[21],"require":[22],"manual":[23],"static":[24],"configuration,":[25],"underutilize":[26],"link":[27,75],"bandwidth,":[28],"and":[29,57,76,121],"suffer":[30],"from":[31],"performance":[32,134],"unfairness":[33,89],"among":[34],"with":[36,104],"diverse":[37,110],"intensities.":[39],"This":[40],"paper":[41],"presents":[42],"FAI-CXL,":[43],"hardwareaccelerated":[45],"pool":[48],"unified":[49],"management":[50],"architecture":[51],"that":[52],"integrates":[53],"fine-grained,":[54],"weighted":[55],"interleaving":[56,67],"adaptive":[58],"fairness-aware":[59],"scheduling":[60,82],"into":[61],"the":[62,81],"switch.":[64],"The":[65],"proposed":[66],"mechanism":[68],"operates":[69],"at":[70],"cacheline":[71],"granularity,":[72],"improving":[73],"both":[74],"device":[77],"bandwidth":[78],"utilization,":[79],"while":[80,131],"policy":[83],"dynamically":[84],"adjusts":[85],"priorities":[86],"mitigate":[88],"under":[90],"imbalanced":[91],"workloads.":[92],"We":[93],"implement":[94],"FAI-CXL":[95,113],"in":[96],"cycle-accurate":[98],"ChampSim":[99],"+":[100],"Ramulator":[101],"simulation":[102],"framework":[103],"realistic":[105],"protocol":[107],"modeling.":[108],"Across":[109],"workload":[111],"sets,":[112],"achieves":[114],"up":[115],"21":[117],"%":[118,123],"IPC":[119],"improvement":[120],"17":[122],"throughput":[124],"gain":[125],"compared":[126],"conventional":[128],"approaches,":[130],"ensuring":[132],"fair":[133],"across":[135],"heterogeneous":[136],"hosts.":[137]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-01-15T00:00:00"}
