{"id":"https://openalex.org/W2150765325","doi":"https://doi.org/10.1109/icpads.2007.4447827","title":"Accelerating 3-D capacitance extraction in deep sub-micron VLSI design using vector/parallel computing","display_name":"Accelerating 3-D capacitance extraction in deep sub-micron VLSI design using vector/parallel computing","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2150765325","doi":"https://doi.org/10.1109/icpads.2007.4447827","mag":"2150765325"},"language":"en","primary_location":{"id":"doi:10.1109/icpads.2007.4447827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2007.4447827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Parallel and Distributed Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041197040","display_name":"Nima Shahbazi","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Nima Shahbazi","raw_affiliation_strings":["IPM School of Computer Science, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"IPM School of Computer Science, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["IPM School of Computer Science, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"IPM School of Computer Science, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041197040"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67493027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"mtt 32","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7864789962768555},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7832428216934204},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.7180736064910889},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6746749877929688},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5835487246513367},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5117616653442383},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.4926355481147766},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.47441595792770386},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44917744398117065},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4481316804885864},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44353240728378296},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4147300720214844},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3694712519645691},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2416980266571045},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2358875572681427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16838526725769043},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13604828715324402},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08284163475036621},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06756472587585449}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7864789962768555},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7832428216934204},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.7180736064910889},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6746749877929688},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5835487246513367},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5117616653442383},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.4926355481147766},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.47441595792770386},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44917744398117065},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4481316804885864},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44353240728378296},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4147300720214844},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3694712519645691},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2416980266571045},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2358875572681427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16838526725769043},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13604828715324402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08284163475036621},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06756472587585449},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpads.2007.4447827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2007.4447827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Parallel and Distributed Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W391578156","https://openalex.org/W595895948","https://openalex.org/W1515302430","https://openalex.org/W1672666614","https://openalex.org/W1971994226","https://openalex.org/W1977553864","https://openalex.org/W1986791742","https://openalex.org/W1988500969","https://openalex.org/W1997289198","https://openalex.org/W2011842427","https://openalex.org/W2036148351","https://openalex.org/W2054557822","https://openalex.org/W2054719073","https://openalex.org/W2061171222","https://openalex.org/W2066429811","https://openalex.org/W2080803508","https://openalex.org/W2083206954","https://openalex.org/W2093686670","https://openalex.org/W2096570668","https://openalex.org/W2140153041","https://openalex.org/W2157089032","https://openalex.org/W2158359807","https://openalex.org/W2168353136","https://openalex.org/W2170859100","https://openalex.org/W2171879949","https://openalex.org/W2319784630","https://openalex.org/W2610857016","https://openalex.org/W4296980820","https://openalex.org/W6617737267","https://openalex.org/W6630860400","https://openalex.org/W6637063867","https://openalex.org/W6643049731","https://openalex.org/W6646922219","https://openalex.org/W6767070838"],"related_works":["https://openalex.org/W63447294","https://openalex.org/W1973000679","https://openalex.org/W2068547800","https://openalex.org/W2114312831","https://openalex.org/W3082795214","https://openalex.org/W3215101624","https://openalex.org/W4256385015","https://openalex.org/W2106005208","https://openalex.org/W2022229804","https://openalex.org/W2066648182"],"abstract_inverted_index":{"The":[0],"widespread":[1],"application":[2],"of":[3,23,41,79,88,101],"deep":[4,37],"sub-micron":[5,38],"and":[6,28,85,94],"multilayer":[7],"routing":[8],"techniques":[9],"makes":[10],"the":[11,16,21,51],"interconnection":[12],"parasitic":[13],"influence":[14],"become":[15],"main":[17],"factor":[18],"to":[19,49],"limit":[20],"performance":[22],"VLSI":[24],"circuits.":[25,43],"Therefore,":[26],"fast":[27],"accurate":[29],"3D":[30,63,89],"capacitance":[31,64,90],"extraction":[32,65,91],"is":[33],"essential":[34],"for":[35,62],"ultra":[36],"design":[39],"(UDSM)":[40],"integrated":[42],"Parallel":[44],"processing":[45],"provides":[46],"an":[47],"approach":[48],"reducing":[50],"simulation":[52],"turn-around":[53],"time.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"present":[59],"parallel":[60,86],"formulations":[61],"based":[66],"on":[67,70,76],"P-FFT":[68],"algorithm,":[69],"a":[71,77],"personal":[72],"computer":[73],"(PC)":[74],"or":[75],"network":[78],"PCs.":[80],"We":[81],"implement":[82],"both":[83],"vector":[84],"versions":[87],"algorithm":[92],"simultaneously":[93],"evaluate":[95],"our":[96],"implementation":[97],"quality":[98],"in":[99],"terms":[100],"speed":[102],"up":[103],"achieved.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}