{"id":"https://openalex.org/W2103152419","doi":"https://doi.org/10.1109/icpads.2007.4447729","title":"An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip","display_name":"An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2103152419","doi":"https://doi.org/10.1109/icpads.2007.4447729","mag":"2103152419"},"language":"en","primary_location":{"id":"doi:10.1109/icpads.2007.4447729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2007.4447729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Parallel and Distributed Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075659609","display_name":"Akira Yamawaki","orcid":"https://orcid.org/0000-0002-8723-0620"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"A. Yamawaki","raw_affiliation_strings":["Faculty of Engineering, Kyushu Institute of Technology, Kitakyushu, Japan","Fac. of Eng., Kyushu Inst. of Technol., Kitakyushu"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Fac. of Eng., Kyushu Inst. of Technol., Kitakyushu","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071214096","display_name":"Masahiko Iwane","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Iwane","raw_affiliation_strings":["Faculty of Engineering, Kyushu Institute of Technology, Kitakyushu, Japan","Fac. of Eng., Kyushu Inst. of Technol., Kitakyushu"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Fac. of Eng., Kyushu Inst. of Technol., Kitakyushu","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075659609"],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.11174073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.822615921497345},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7728337049484253},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.7453818917274475},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7273674607276917},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6739132404327393},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6065706014633179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5955357551574707},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5896337628364563},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5823330879211426},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.555597722530365},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5517536997795105},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5430405139923096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5386928915977478},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.519395649433136},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.48632627725601196},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48135167360305786},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.47444140911102295},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.43318864703178406},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41812950372695923},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15366533398628235},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.10283860564231873},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09706640243530273}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.822615921497345},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7728337049484253},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.7453818917274475},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7273674607276917},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6739132404327393},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6065706014633179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5955357551574707},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5896337628364563},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5823330879211426},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.555597722530365},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5517536997795105},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5430405139923096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5386928915977478},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.519395649433136},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48632627725601196},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48135167360305786},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.47444140911102295},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.43318864703178406},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41812950372695923},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15366533398628235},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.10283860564231873},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09706640243530273}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpads.2007.4447729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2007.4447729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Parallel and Distributed Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1482130231","https://openalex.org/W1493456587","https://openalex.org/W1543657314","https://openalex.org/W1555915743","https://openalex.org/W1566781561","https://openalex.org/W1580327099","https://openalex.org/W1608052045","https://openalex.org/W1986698883","https://openalex.org/W1986804682","https://openalex.org/W2004496732","https://openalex.org/W2025787141","https://openalex.org/W2054496292","https://openalex.org/W2070353846","https://openalex.org/W2097219246","https://openalex.org/W2098129944","https://openalex.org/W2136895826","https://openalex.org/W2143205294","https://openalex.org/W2146188244","https://openalex.org/W2161830806","https://openalex.org/W2161957081","https://openalex.org/W2788962374","https://openalex.org/W4210263402","https://openalex.org/W4233188092","https://openalex.org/W6632496577","https://openalex.org/W6633682427","https://openalex.org/W6634380439","https://openalex.org/W6636432848","https://openalex.org/W6646934341","https://openalex.org/W6663970293","https://openalex.org/W6674751225"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W3193874149","https://openalex.org/W2013212244","https://openalex.org/W1555453305","https://openalex.org/W1955250293","https://openalex.org/W2584505417","https://openalex.org/W4304166325","https://openalex.org/W2057019356","https://openalex.org/W2290179447"],"abstract_inverted_index":{"FPGA":[0],"based":[1],"multiprocessor":[2,8],"SoC":[3],"(MPSoC)":[4],"is":[5,107],"an":[6,26,71],"on-chip":[7],"with":[9,28,66],"fully":[10],"programmable":[11],"feature":[12],"which":[13],"can":[14,57],"reduce":[15],"development":[16],"cost":[17],"and":[18,32,64,83,94,103,117],"achieve":[19],"performance":[20,60,116],"requirement.":[21],"In":[22],"order":[23],"to":[24,38,47],"provide":[25],"MPSoC":[27],"the":[29,40,52,67,89,95,111],"low-overhead":[30],"communication":[31,63],"synchronization":[33,65],"methods,":[34],"this":[35],"paper":[36],"attempts":[37],"introduce":[39],"TSVM":[41,55,112],"(tagged":[42],"shared":[43],"variable":[44],"memory)":[45],"cache":[46,50,56,80,113],"a":[48,59,77,87],"snooping":[49,79],"on":[51],"MPSoC.":[53],"The":[54],"improve":[58],"by":[61,120],"combining":[62],"coherence":[68],"maintenance.":[69],"Using":[70],"FPGA,":[72],"we":[73],"evaluate":[74],"how":[75],"extending":[76],"conventional":[78],"affects":[81],"circuitries":[82],"clock":[84,98],"speed.":[85],"As":[86],"result,":[88],"growth":[90],"of":[91,97],"hardware":[92],"amount":[93],"degradation":[96],"speed":[99],"are":[100],"only":[101],"5%":[102],"2%":[104],"respectively.":[105],"It":[106],"also":[108],"confirmed":[109],"that":[110],"improves":[114],"significantly":[115],"energy":[118],"efficiency":[119],"stalling":[121],"in":[122],"synchronization.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}