{"id":"https://openalex.org/W2149260615","doi":"https://doi.org/10.1109/icpads.2002.1183452","title":"Evaluating and improving performance of multimedia applications on simultaneous multi-threading","display_name":"Evaluating and improving performance of multimedia applications on simultaneous multi-threading","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2149260615","doi":"https://doi.org/10.1109/icpads.2002.1183452","mag":"2149260615"},"language":"en","primary_location":{"id":"doi:10.1109/icpads.2002.1183452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2002.1183452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Conference on Parallel and Distributed Systems, 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042651234","display_name":"Yen-Kuang Chen","orcid":"https://orcid.org/0000-0003-4546-9497"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yen-Kuang Chen","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023964704","display_name":"Eric Debes","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Debes","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009744749","display_name":"Rainer Lienhart","orcid":"https://orcid.org/0000-0003-4007-6889"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Lienhart","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057389931","display_name":"Matthew J. Holliman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Holliman","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109230909","display_name":"M. Yeung","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Yeung","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042651234"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.2261,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.88462977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"529","last_page":"534"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.889589786529541},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8047006130218506},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.7074177265167236},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6721072793006897},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6648359298706055},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5703948736190796},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5287662744522095},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5195253491401672},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5189385414123535},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5055153369903564},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.48839348554611206},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45102211833000183},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.42327386140823364},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.404024213552475},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3120511770248413},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.26666414737701416}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.889589786529541},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8047006130218506},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.7074177265167236},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6721072793006897},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6648359298706055},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5703948736190796},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5287662744522095},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5195253491401672},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5189385414123535},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5055153369903564},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48839348554611206},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45102211833000183},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.42327386140823364},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.404024213552475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3120511770248413},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.26666414737701416},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icpads.2002.1183452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpads.2002.1183452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Conference on Parallel and Distributed Systems, 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.135.6052","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.135.6052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eric.debes.net/icpads2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W2105560386","https://openalex.org/W2112076978","https://openalex.org/W2139212933","https://openalex.org/W2252168276","https://openalex.org/W6602613798","https://openalex.org/W6676769703"],"related_works":["https://openalex.org/W1593688637","https://openalex.org/W2393520842","https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2126408955","https://openalex.org/W2115222420","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2163134761","https://openalex.org/W2462146500"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,63,66,74,90,98],"study":[4],"and":[5,41,55,61,84,96],"results":[6,70],"of":[7],"running":[8],"several":[9],"core":[10],"multimedia":[11],"applications":[12],"on":[13,46],"a":[14],"simultaneous":[15],"multithreading":[16],"(SMT)":[17],"architecture,":[18],"including":[19],"some":[20],"detailed":[21],"analysis":[22],"ranging":[23],"from":[24],"memory-bounded":[25],"kernels":[26],"to":[27,33,43,114,127],"computational-bounded":[28],"functions.":[29],"A":[30],"performance":[31,37,87],"metric":[32],"evaluate":[34],"effective":[35],"SMT":[36,57,77],"gain":[38],"is":[39],"introduced,":[40],"compared":[42],"similar":[44],"metrics":[45],"symmetric":[47],"multiprocessor":[48],"(SMP)":[49],"systems.":[50],"In":[51],"addition,":[52],"we":[53],"analyze":[54],"compare":[56],"versus":[58],"SMP":[59],"systems,":[60],"highlight":[62],"advantages":[64],"in":[65,76,125],"studied":[67],"applications.":[68],"The":[69],"indicate":[71],"that":[72,118],"sharing":[73,89],"cache":[75,82,91,94,100,129],"processors":[78],"can":[79,92],"provide":[80],"better":[81,86],"locality":[83],"thus":[85],"although":[88],"introduce":[93],"conflicts":[95],"reduce":[97,128],"actual":[99],"size":[101],"available":[102],"for":[103,122],"each":[104,123],"logical":[105],"processor.":[106],"We":[107],"also":[108],"propose":[109],"\"mutual":[110],"prefetching\"":[111],"-a":[112],"technique":[113],"schedule":[115],"threads":[116],"so":[117],"they":[119],"prefetch":[120],"data":[121],"other":[124],"order":[126],"miss":[130],"penalty.":[131]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}