{"id":"https://openalex.org/W2728415092","doi":"https://doi.org/10.1109/icosc.2017.7958715","title":"An embedded FPGA architecture for efficient visual saliency based object recognition implementation","display_name":"An embedded FPGA architecture for efficient visual saliency based object recognition implementation","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2728415092","doi":"https://doi.org/10.1109/icosc.2017.7958715","mag":"2728415092"},"language":"en","primary_location":{"id":"doi:10.1109/icosc.2017.7958715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icosc.2017.7958715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Systems and Control (ICSC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017596641","display_name":"Hanen Chenini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119561","display_name":"Digital Research Centre of Sfax","ror":"https://ror.org/02s48dm85","country_code":"TN","type":"facility","lineage":["https://openalex.org/I4210119561"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Hanen Chenini","raw_affiliation_strings":["Hanen Chenini is with Department of Industrial engineering, Technopole of Sfax, Sfax, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hanen Chenini is with Department of Industrial engineering, Technopole of Sfax, Sfax, Tunisia","institution_ids":["https://openalex.org/I4210119561"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5017596641"],"corresponding_institution_ids":["https://openalex.org/I4210119561"],"apc_list":null,"apc_paid":null,"fwci":0.1592,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49005687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"187","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11605","display_name":"Visual Attention and Saliency Detection","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11605","display_name":"Visual Attention and Saliency Detection","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.841651201248169},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8042439222335815},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6010661125183105},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5951793789863586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49820780754089355},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47080859541893005},{"id":"https://openalex.org/keywords/cognitive-neuroscience-of-visual-object-recognition","display_name":"Cognitive neuroscience of visual object recognition","score":0.43547502160072327},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4308955669403076},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.42702847719192505},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4223431646823883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3878411054611206},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3567681312561035},{"id":"https://openalex.org/keywords/feature-extraction","display_name":"Feature extraction","score":0.3400895595550537}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.841651201248169},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8042439222335815},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6010661125183105},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5951793789863586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49820780754089355},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47080859541893005},{"id":"https://openalex.org/C64876066","wikidata":"https://www.wikidata.org/wiki/Q5141226","display_name":"Cognitive neuroscience of visual object recognition","level":3,"score":0.43547502160072327},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4308955669403076},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.42702847719192505},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4223431646823883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3878411054611206},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3567681312561035},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.3400895595550537},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icosc.2017.7958715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icosc.2017.7958715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Systems and Control (ICSC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1572655503","https://openalex.org/W1979640313","https://openalex.org/W1989995416","https://openalex.org/W2046863527","https://openalex.org/W2060380659","https://openalex.org/W2063828651","https://openalex.org/W2067437388","https://openalex.org/W2083730106","https://openalex.org/W2105726859","https://openalex.org/W2127807804","https://openalex.org/W2128272608","https://openalex.org/W2146881125","https://openalex.org/W2157749802","https://openalex.org/W2167828171","https://openalex.org/W4254269720","https://openalex.org/W4254393526","https://openalex.org/W6645029219","https://openalex.org/W6675937015"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"In":[0],"this":[1,79],"article,":[2],"we":[3,59],"propose":[4],"a":[5,38,62,75,112],"new":[6,63],"optimized":[7],"embedded":[8],"architecture":[9,81],"based":[10,17,41],"soft-core":[11],"processors":[12],"oriented":[13],"to":[14,74,105,132],"visual":[15],"attention":[16],"object":[18,48],"recognition":[19,22],"applications.":[20],"Our":[21],"approach":[23],"relies":[24],"mainly":[25],"on":[26,69,122],"two":[27],"specific":[28],"modules":[29],"for":[30],"online":[31],"processing":[32,57],"of":[33,78,115,125],"acquired":[34],"images":[35],"in":[36],"real-time:":[37],"novel":[39],"saliency":[40],"feature":[42],"detector/descriptor":[43],"module":[44],"and":[45,110,118],"then":[46],"an":[47,123],"classifier":[49],"module.":[50],"To":[51],"deal":[52],"with":[53],"such":[54],"parallel/pipeline":[55],"image":[56,124],"tasks,":[58],"have":[60],"designed":[61],"multistage":[64],"architecture,":[65],"which":[66],"is":[67],"implementing":[68],"FPGA":[70,92,119],"chip":[71],"leading":[72],"ultimately":[73],"faster":[76],"prototyping":[77],"proposed":[80,97],"without":[82],"ASIC":[83],"(Application":[84],"Specific":[85],"Integrated":[86],"Circuit)":[87],"related":[88],"problems.":[89],"the":[90,96,106,116],"resulting":[91],"implementations":[93],"demonstrate":[94],"that":[95],"homogeneous":[98],"pipelined":[99],"systems":[100],"achieve":[101],"significant":[102],"speedups":[103],"compared":[104],"original":[107],"serial":[108],"implementation":[109],"delivers":[111],"high":[113],"reduction":[114],"memory":[117],"resource":[120],"utilization":[121],"256":[126,128],"\u00d7":[127],"pixels":[129],"at":[130],"up":[131],"100":[133],"frames/s.":[134]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}