{"id":"https://openalex.org/W1990751558","doi":"https://doi.org/10.1109/icnsc.2013.6548793","title":"Two exact methods for mapping on heterogeneous CPU/FPGA architectures","display_name":"Two exact methods for mapping on heterogeneous CPU/FPGA architectures","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W1990751558","doi":"https://doi.org/10.1109/icnsc.2013.6548793","mag":"1990751558"},"language":"en","primary_location":{"id":"doi:10.1109/icnsc.2013.6548793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnsc.2013.6548793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 10th IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL (ICNSC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067523651","display_name":"Omar Souissi","orcid":null},"institutions":[{"id":"https://openalex.org/I70348806","display_name":"Universit\u00e9 Polytechnique Hauts-de-France","ror":"https://ror.org/02ezch769","country_code":"FR","type":"education","lineage":["https://openalex.org/I70348806"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"O. Souissi","raw_affiliation_strings":["LAMIH UMR 8201, University of Valenciennes and Hainaut-Cambr\u00e9sis, Valenciennes, France","LAMIH, Univ. of Valenciennes & Hainaut Cambresis, Valenciennes, France"],"affiliations":[{"raw_affiliation_string":"LAMIH UMR 8201, University of Valenciennes and Hainaut-Cambr\u00e9sis, Valenciennes, France","institution_ids":["https://openalex.org/I70348806"]},{"raw_affiliation_string":"LAMIH, Univ. of Valenciennes & Hainaut Cambresis, Valenciennes, France","institution_ids":["https://openalex.org/I70348806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109644110","display_name":"Ahmed Abdelhakim","orcid":null},"institutions":[{"id":"https://openalex.org/I70348806","display_name":"Universit\u00e9 Polytechnique Hauts-de-France","ror":"https://ror.org/02ezch769","country_code":"FR","type":"education","lineage":["https://openalex.org/I70348806"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Abdelhakim","raw_affiliation_strings":["LAMIH UMR 8201, University of Valenciennes and Hainaut-Cambr\u00e9sis, Valenciennes, France","LAMIH, Univ. of Valenciennes & Hainaut Cambresis, Valenciennes, France"],"affiliations":[{"raw_affiliation_string":"LAMIH UMR 8201, University of Valenciennes and Hainaut-Cambr\u00e9sis, Valenciennes, France","institution_ids":["https://openalex.org/I70348806"]},{"raw_affiliation_string":"LAMIH, Univ. of Valenciennes & Hainaut Cambresis, Valenciennes, France","institution_ids":["https://openalex.org/I70348806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067523651"],"corresponding_institution_ids":["https://openalex.org/I70348806"],"apc_list":null,"apc_paid":null,"fwci":0.3798,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64846365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"47","issue":null,"first_page":"520","last_page":"525"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8304327726364136},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7674965858459473},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.6267021894454956},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5837355256080627},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5679022073745728},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5415317416191101},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5211146473884583},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5188442468643188},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4576846659183502},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45110949873924255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42602866888046265},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4142149090766907},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39454537630081177},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18631094694137573},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13055256009101868}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8304327726364136},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7674965858459473},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.6267021894454956},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5837355256080627},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5679022073745728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5415317416191101},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5211146473884583},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5188442468643188},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4576846659183502},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45110949873924255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42602866888046265},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4142149090766907},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39454537630081177},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18631094694137573},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13055256009101868},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icnsc.2013.6548793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnsc.2013.6548793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 10th IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL (ICNSC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03577174v1","is_oa":false,"landing_page_url":"https://uphf.hal.science/hal-03577174","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE 10th International Conference on Networking, Sensing and Control (IEEE ICNSC 2013), Apr 2013, Evry, France. ⟨10.1109/ICNSC.2013.6548793⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1559060679","https://openalex.org/W1587334086","https://openalex.org/W1773190707","https://openalex.org/W1968326804","https://openalex.org/W1974814334","https://openalex.org/W1979348330","https://openalex.org/W2010868970","https://openalex.org/W2013292956","https://openalex.org/W2018161377","https://openalex.org/W2025397485","https://openalex.org/W2069719234","https://openalex.org/W2097025565","https://openalex.org/W2097911714","https://openalex.org/W2101051966","https://openalex.org/W2113890896","https://openalex.org/W2124903056","https://openalex.org/W2144624157","https://openalex.org/W2151038512","https://openalex.org/W2151089374","https://openalex.org/W2152408640","https://openalex.org/W6642202970","https://openalex.org/W6668025479"],"related_works":["https://openalex.org/W2473478803","https://openalex.org/W2729363167","https://openalex.org/W2060611139","https://openalex.org/W4253152747","https://openalex.org/W2330590072","https://openalex.org/W1975561105","https://openalex.org/W2350289853","https://openalex.org/W2473588286","https://openalex.org/W2048968534","https://openalex.org/W2546451654"],"abstract_inverted_index":{"This":[0,129],"research":[1],"investigates":[2],"the":[3,6,33,63,71,85,95,109,118,122,132,141,152,155,161,173,178,181,188,194,205],"problem":[4,162],"of":[5,8,35,56,62,108,134,163,170],"optimisation":[7],"static":[9,142],"task":[10,144,164],"mapping":[11,165],"on":[12,121,140,172],"a":[13],"heterogeneous":[14,57,100,174],"computing":[15,101],"system":[16],"CPU/FPGA":[17,58],"(Central":[18],"Processing":[19],"Unit/Field-Programmable":[20],"Gate":[21],"Array)":[22],"used":[23],"to":[24,69,94,115,192],"implement":[25],"intimately":[26],"coupled":[27],"hardware":[28,44],"and":[29,41,49,92,106,160,187],"software":[30],"models.":[31],"In":[32,151,196],"face":[34],"obstacles":[36],"as":[37],"memory-wall,":[38],"power":[39],"wall":[40],"real-time":[42,97,127],"requirements,":[43],"designers":[45],"are":[46,208],"directed":[47],"more":[48,50],"towards":[51],"reconfigurable":[52,86],"computing.":[53],"The":[54],"use":[55],"systems":[59,102],"is":[60,113,157,166,183,191],"one":[61,107],"most":[64,110],"promising":[65],"solutions":[66],"in":[67,74,168,177],"order":[68],"increase":[70],"performance.":[72],"Indeed,":[73],"such":[75],"systems,":[76],"multi-core":[77],"processors":[78],"(CPU)":[79],"provide":[80],"high":[81,90],"computation":[82],"rates":[83],"while":[84,125],"logic":[87],"(FPGA)":[88],"offers":[89],"performance":[91],"adaptability":[93],"application":[96,119,206],"constraints.":[98,128],"However,":[99],"present":[103],"new":[104],"challenges,":[105],"important":[111],"issues":[112],"how":[114],"map":[116],"efficiently":[117],"tasks":[120,207],"available":[123],"resources":[124],"considering":[126],"work":[130],"includes":[131],"development":[133],"two":[135,147],"exact":[136],"methods":[137],"that":[138],"focus":[139],"initial":[143],"mapping,":[145],"for":[146],"different":[148],"case":[149,180,198],"studies.":[150],"first":[153],"case,":[154],"execution":[156,182],"considered":[158,184],"preemptive":[159,186],"treated":[167],"terms":[169],"workload":[171],"system.":[175],"While":[176],"second":[179],"non":[185],"main":[189],"objective":[190],"minimize":[193],"makespan.":[195],"both":[197],"studies":[199],"we":[200],"consider":[201],"communication":[202],"constraints,":[203],"since":[204],"linked":[209],"by":[210],"precedence.":[211]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}