{"id":"https://openalex.org/W2735691131","doi":"https://doi.org/10.1109/icnidc.2016.7974558","title":"Program code regeneration method for non-volatile memory platform","display_name":"Program code regeneration method for non-volatile memory platform","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2735691131","doi":"https://doi.org/10.1109/icnidc.2016.7974558","mag":"2735691131"},"language":"en","primary_location":{"id":"doi:10.1109/icnidc.2016.7974558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnidc.2016.7974558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Network Infrastructure and Digital Content (IC-NIDC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060855103","display_name":"Seongsu Lee","orcid":"https://orcid.org/0000-0003-3749-3905"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seongsu Lee","raw_affiliation_strings":["Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110391759","display_name":"Youjip Won","orcid":"https://orcid.org/0000-0001-7178-5245"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youjip Won","raw_affiliation_strings":["Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23200146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"172","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8223800659179688},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6190298795700073},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5430005192756653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5177356600761414},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4813581109046936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46740013360977173},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.43397819995880127},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4323311448097229},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4277746081352234},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4267219007015228},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41271620988845825},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.38922274112701416},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3746253550052643},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.361737459897995},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26220595836639404}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8223800659179688},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6190298795700073},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5430005192756653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5177356600761414},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4813581109046936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46740013360977173},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.43397819995880127},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4323311448097229},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4277746081352234},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4267219007015228},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41271620988845825},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.38922274112701416},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3746253550052643},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.361737459897995},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26220595836639404}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icnidc.2016.7974558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnidc.2016.7974558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Network Infrastructure and Digital Content (IC-NIDC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W98895588","https://openalex.org/W1686420892","https://openalex.org/W1992755462","https://openalex.org/W2023972400","https://openalex.org/W2024219610","https://openalex.org/W2029740518","https://openalex.org/W2037650391","https://openalex.org/W2113637091","https://openalex.org/W2150662965","https://openalex.org/W2171724053","https://openalex.org/W2188761345","https://openalex.org/W2249895122","https://openalex.org/W2996954354","https://openalex.org/W4229634447","https://openalex.org/W4244155122","https://openalex.org/W4246166885","https://openalex.org/W4285719527","https://openalex.org/W6604038466","https://openalex.org/W6637151178","https://openalex.org/W6687026183","https://openalex.org/W6691624832"],"related_works":["https://openalex.org/W2041174925","https://openalex.org/W4233816696","https://openalex.org/W4293054943","https://openalex.org/W4214748026","https://openalex.org/W2057195881","https://openalex.org/W2146757388","https://openalex.org/W2145484885","https://openalex.org/W1977284748","https://openalex.org/W4313907802","https://openalex.org/W4391959065"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1,15,53,71,81],"is":[2,49,72],"a":[3,14,42,59,63,75],"promising":[4],"material":[5],"that":[6,48],"covers":[7],"both":[8],"cache":[9],"and":[10,25],"secondary":[11],"storage":[12],"in":[13],"hierarchy.":[16],"Many":[17],"software":[18,54],"platforms":[19],"exploiting":[20],"non-volatile":[21,35,52,80],"have":[22],"been":[23],"developed":[24],"provide":[26],"user-level":[27],"programming":[28],"interfaces.":[29],"However,":[30],"common":[31],"programs":[32],"cannot":[33],"allocate":[34],"memory.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"introduce":[41],"code":[43,84],"generation":[44],"method":[45],"for":[46,62],"HEAPO":[47],"one":[50],"of":[51],"platforms.":[55],"With":[56],"the":[57,79],"method,":[58],"program":[60,76],"designed":[61],"legacy":[64],"operating":[65],"system":[66],"using":[67],"DRAM":[68],"as":[69],"main":[70],"converted":[73],"to":[74],"running":[77],"on":[78],"platform":[82],"without":[83],"modification":[85],"manually.":[86]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}