{"id":"https://openalex.org/W4360605000","doi":"https://doi.org/10.1109/icnc57223.2023.10074542","title":"IP Transformation Initiatives to Generate Scalable Functional Verification Collaterals for Smart Reusability and Reduced Effort for Sign-off","display_name":"IP Transformation Initiatives to Generate Scalable Functional Verification Collaterals for Smart Reusability and Reduced Effort for Sign-off","publication_year":2023,"publication_date":"2023-02-20","ids":{"openalex":"https://openalex.org/W4360605000","doi":"https://doi.org/10.1109/icnc57223.2023.10074542"},"language":"en","primary_location":{"id":"doi:10.1109/icnc57223.2023.10074542","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icnc57223.2023.10074542","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Computing, Networking and Communications (ICNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009742420","display_name":"Surajit Bhattacherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Surajit Bhattacherjee","raw_affiliation_strings":["Birla Institute of Technology & Science, Pilani, K.K.Birla,Goa Campus,Dept. of Electrical & Electronics Engg,Bangalore,India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology & Science, Pilani, K.K.Birla,Goa Campus,Dept. of Electrical & Electronics Engg,Bangalore,India","institution_ids":["https://openalex.org/I4210148827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101520559","display_name":"Dipankar Pal","orcid":"https://orcid.org/0000-0001-8514-0077"},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipankar Pal","raw_affiliation_strings":["Birla Institute of Technology & Science, Pilani, K.K.Birla,Goa Campus,Dept. of Electrical & Electronics Engg,Goa,India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology & Science, Pilani, K.K.Birla,Goa Campus,Dept. of Electrical & Electronics Engg,Goa,India","institution_ids":["https://openalex.org/I4210148827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009742420"],"corresponding_institution_ids":["https://openalex.org/I4210148827"],"apc_list":null,"apc_paid":null,"fwci":0.308,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44786432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"626","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7965848445892334},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6758471131324768},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5075353384017944},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.500584602355957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4930846393108368},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4826284348964691},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.43090304732322693},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42271196842193604},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4104061722755432},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.39849424362182617},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.30908989906311035},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.23051828145980835},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16865307092666626},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.14160001277923584}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7965848445892334},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6758471131324768},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5075353384017944},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.500584602355957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4930846393108368},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4826284348964691},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.43090304732322693},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42271196842193604},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4104061722755432},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39849424362182617},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.30908989906311035},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.23051828145980835},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16865307092666626},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.14160001277923584},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icnc57223.2023.10074542","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icnc57223.2023.10074542","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Computing, Networking and Communications (ICNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2782959932","https://openalex.org/W2913323451","https://openalex.org/W3168246045","https://openalex.org/W3211340047","https://openalex.org/W4200036734","https://openalex.org/W4205212523","https://openalex.org/W4232656078"],"related_works":["https://openalex.org/W2118572231","https://openalex.org/W3036403349","https://openalex.org/W3120172095","https://openalex.org/W1542124114","https://openalex.org/W1563456403","https://openalex.org/W2162615969","https://openalex.org/W2108860137","https://openalex.org/W2138343703","https://openalex.org/W4285815890","https://openalex.org/W2013077575"],"abstract_inverted_index":{"With":[0],"increasing":[1],"complexity":[2],"and":[3,9,26,107,115,125,137,142,179],"focused":[4],"efforts":[5,104],"to":[6,21,37,46,54,68,105,147,166,195],"achieve":[7],"feature":[8],"functionality":[10],"loaded":[11],"digital":[12],"design,":[13,77],"there":[14,90],"has":[15],"been":[16],"developing":[17],"a":[18,31,69,158,197],"keen":[19],"interest":[20],"invest":[22],"time":[23,174],"on":[24],"scope":[25],"quality":[27],"of":[28,63,157,201],"verification":[29,83,170,185,204],"since":[30],"decade":[32],"or":[33],"more.":[34],"From":[35],"functional":[36,64,82,140],"static":[38],"evaluation":[39],"checks,":[40],"from":[41,51],"driving":[42],"architecturally":[43],"defined":[44],"inputs":[45],"fuzzy":[47],"logic":[48],"through":[49],"ports,":[50],"black-boxed":[52],"DUT":[53],"white-boxed":[55],"assertion":[56],"analysis":[57],"\u2013":[58,117],"what":[59],"not!":[60],"The":[61,72,111,162],"dynamics":[62],"validation":[65],"have":[66],"increased":[67],"great":[70],"extent.":[71],"more":[73,79],"complex":[74],"is":[75,80,87],"the":[76,78,95,109,154,176],"its":[81],"collateral":[84],"connectivity.":[85],"It":[86,187],"evident":[88],"that":[89],"are":[91,145],"iterative":[92],"processes":[93],"during":[94],"IP-SoC":[96],"development":[97],"cycle":[98,178],"as":[99],"these":[100],"involve":[101],"intense":[102],"human":[103],"code":[106],"verify":[108],"changes.":[110],"standard":[112,198],"UVM":[113],"components":[114],"objects":[116],"sequencer,":[118],"driver,":[119],"monitor,":[120],"scoreboard,":[121],"transaction":[122],"item,":[123],"instantiation":[124],"connection":[126],"for":[127,150],"BFMs,":[128],"additionally,":[129],"several":[130],"cross-module":[131],"references,":[132],"sequences,":[133],"checkers,":[134],"assertions,":[135],"testcases":[136],"regression":[138],"management,":[139],"coverage":[141],"exclusions":[143],"etc.":[144],"required":[146],"be":[148],"replicated":[149],"any":[151],"change":[152],"in":[153,160,175],"design":[155],"configuration":[156],"IP":[159],"SoC.":[161],"proposed":[163],"methodology":[164],"attempts":[165],"strategically":[167],"reduce":[168],"IP\u2019s":[169],"environment":[171],"bring":[172],"up":[173],"execution":[177],"aims":[180],"at":[181],"reduced":[182],"effort":[183],"towards":[184],"sign-off.":[186],"also":[188],"proposes":[189],"an":[190],"ML":[191],"(Machine":[192],"Learning)":[193],"plug-in":[194],"extract":[196],"template":[199],"out":[200],"already":[202],"available":[203],"collaterals.":[205]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}