{"id":"https://openalex.org/W2040039057","doi":"https://doi.org/10.1109/icnc.2013.6818264","title":"Quaternary edge-triggered flip-flop with neuron-MOS literal circuit","display_name":"Quaternary edge-triggered flip-flop with neuron-MOS literal circuit","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2040039057","doi":"https://doi.org/10.1109/icnc.2013.6818264","mag":"2040039057"},"language":"en","primary_location":{"id":"doi:10.1109/icnc.2013.6818264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnc.2013.6818264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Ninth International Conference on Natural Computation (ICNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012868072","display_name":"Guoqiang Hang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoqiang Hang","raw_affiliation_strings":["School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100955382","display_name":"Xuanchang Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuanchang Zhou","raw_affiliation_strings":["School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100397756","display_name":"Yang Yang","orcid":"https://orcid.org/0000-0003-1850-0807"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Yang","raw_affiliation_strings":["School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740225","display_name":"Xiaohui Hu","orcid":"https://orcid.org/0000-0001-6346-1419"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohui Hu","raw_affiliation_strings":["School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zheiiang University City College, Hangzhou, CHINA","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072916702","display_name":"Xiaohu You","orcid":"https://orcid.org/0000-0002-0809-8511"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohu You","raw_affiliation_strings":["School of Information Science and Engineering, Southeast University, Nanjing, CHINA","School of Information Science and Engineering, Southeast University, Nanjing 210096, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Engineering, Southeast University, Nanjing, CHINA","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Information Science and Engineering, Southeast University, Nanjing 210096, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8207,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.73698403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":null,"first_page":"1743","last_page":"1747"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7926968932151794},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7459438443183899},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.7040747404098511},{"id":"https://openalex.org/keywords/literal","display_name":"Literal (mathematical logic)","score":0.6409358978271484},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5347149968147278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5139369368553162},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4573821425437927},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4118741750717163},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35463976860046387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31279850006103516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25804510712623596},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13621839880943298},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.11792787909507751}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7926968932151794},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7459438443183899},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.7040747404098511},{"id":"https://openalex.org/C2780882242","wikidata":"https://www.wikidata.org/wiki/Q14235582","display_name":"Literal (mathematical logic)","level":2,"score":0.6409358978271484},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5347149968147278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5139369368553162},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4573821425437927},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4118741750717163},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35463976860046387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31279850006103516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25804510712623596},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13621839880943298},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.11792787909507751},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icnc.2013.6818264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnc.2013.6818264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Ninth International Conference on Natural Computation (ICNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1923598886","https://openalex.org/W2004776020","https://openalex.org/W2077841234","https://openalex.org/W2099207424","https://openalex.org/W2100975042","https://openalex.org/W2115537533","https://openalex.org/W2129069730","https://openalex.org/W2144430402","https://openalex.org/W2149388434","https://openalex.org/W2158713778","https://openalex.org/W2160142098","https://openalex.org/W2170392618","https://openalex.org/W2357039114","https://openalex.org/W2975643167","https://openalex.org/W6674847908","https://openalex.org/W6679084477","https://openalex.org/W7027842475"],"related_works":["https://openalex.org/W4232628459","https://openalex.org/W1572462408","https://openalex.org/W4238211836","https://openalex.org/W1967412649","https://openalex.org/W2051658160","https://openalex.org/W2052455055","https://openalex.org/W4366088550","https://openalex.org/W2370230625","https://openalex.org/W3202265160","https://openalex.org/W2149388434"],"abstract_inverted_index":{"A":[0],"novel":[1],"CMOS":[2,85,122],"quaternary":[3,53,74,102],"D-type":[4],"edge-triggered":[5],"flip-flop":[6,75],"using":[7,40,59],"a":[8,28,88,94],"single":[9],"latch":[10,26],"with":[11,87,97,117],"neuron-MOS":[12,60],"literal":[13,54],"circuits":[14],"is":[15,76],"presented.":[16],"In":[17],"the":[18,25,36,41,46,49,66,71,78,107],"proposed":[19,72,108],"circuit,":[20],"data":[21],"are":[22,56],"sampled":[23],"into":[24],"during":[27],"short":[29],"transparency":[30],"period":[31],"for":[32],"rising":[33],"edge":[34],"of":[35,48,65,70,106],"clock":[37,50],"signal":[38],"by":[39,45,58,83,113],"arrow":[42],"pulse":[43],"produced":[44],"race-hazard":[47],"signal.":[51],"The":[52,68,104],"functions":[55],"realized":[57],"transistors":[61],"without":[62],"any":[63],"modification":[64],"thresholds.":[67],"benefit":[69],"voltage-mode":[73],"that":[77],"circuit":[79,109],"can":[80],"be":[81],"fabricated":[82],"standard":[84],"process":[86],"2-ploy":[89,120],"layer.":[90],"Besides,":[91],"it":[92],"has":[93,110],"simpler":[95],"construction":[96],"respect":[98],"to":[99],"previously":[100],"reported":[101],"flip-flop.":[103],"effectiveness":[105],"been":[111],"validated":[112],"HSPICE":[114],"simulation":[115],"results":[116],"TSMC":[118],"0.35\u03bcm":[119],"4-metal":[121],"technology.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}