{"id":"https://openalex.org/W4387754180","doi":"https://doi.org/10.1109/icnc-fskd59587.2023.10281154","title":"Design of Multimode In-Memory Computing Architecture Based on SRAM","display_name":"Design of Multimode In-Memory Computing Architecture Based on SRAM","publication_year":2023,"publication_date":"2023-07-29","ids":{"openalex":"https://openalex.org/W4387754180","doi":"https://doi.org/10.1109/icnc-fskd59587.2023.10281154"},"language":"en","primary_location":{"id":"doi:10.1109/icnc-fskd59587.2023.10281154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnc-fskd59587.2023.10281154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Natural Computation, Fuzzy Systems and Knowledge Discovery (ICNC-FSKD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032977661","display_name":"Youyao Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Youyao Liu","raw_affiliation_strings":["Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China"],"affiliations":[{"raw_affiliation_string":"Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028642587","display_name":"Haihao Wang","orcid":"https://orcid.org/0000-0002-9717-6461"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haihao Wang","raw_affiliation_strings":["Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China"],"affiliations":[{"raw_affiliation_string":"Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114080283","display_name":"Shihao Gai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shihao Gai","raw_affiliation_strings":["Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China"],"affiliations":[{"raw_affiliation_string":"Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110970759","display_name":"Qifei Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qifei Shi","raw_affiliation_strings":["Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China"],"affiliations":[{"raw_affiliation_string":"Xi&#x2019;an University of Posts and Telecommunication,School of Electronic Engineering,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I4210136859"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032977661"],"corresponding_institution_ids":["https://openalex.org/I4210136859"],"apc_list":null,"apc_paid":null,"fwci":2.0105,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86992933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637841105461121},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6350898146629333},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.6151890158653259},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.608780562877655},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47998353838920593},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4706033170223236},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4558095633983612},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4547916054725647},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4503980875015259},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44818615913391113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3962908387184143},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.31241488456726074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2923194169998169},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16280734539031982},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.11350011825561523}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637841105461121},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6350898146629333},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.6151890158653259},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.608780562877655},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47998353838920593},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4706033170223236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4558095633983612},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4547916054725647},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4503980875015259},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44818615913391113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3962908387184143},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31241488456726074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2923194169998169},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16280734539031982},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.11350011825561523},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icnc-fskd59587.2023.10281154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnc-fskd59587.2023.10281154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Natural Computation, Fuzzy Systems and Knowledge Discovery (ICNC-FSKD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2554194110","https://openalex.org/W2775637085","https://openalex.org/W2790511620","https://openalex.org/W3022879423","https://openalex.org/W3042441691","https://openalex.org/W3104353813","https://openalex.org/W3133754064","https://openalex.org/W3134526034","https://openalex.org/W3158458703","https://openalex.org/W3163143851","https://openalex.org/W4224299250","https://openalex.org/W4285163035"],"related_works":["https://openalex.org/W4322580884","https://openalex.org/W3212430008","https://openalex.org/W2960205134","https://openalex.org/W2966740705","https://openalex.org/W4280603410","https://openalex.org/W2765081478","https://openalex.org/W3211354350","https://openalex.org/W2518875864","https://openalex.org/W3169053130","https://openalex.org/W4283713746"],"abstract_inverted_index":{"With":[0],"the":[1,10,37,112],"increasing":[2],"number":[3],"of":[4,12,25,39,98],"usage":[5],"scenarios":[6],"for":[7,45],"data-intensive":[8],"applications,":[9],"bottleneck":[11],"traditional":[13],"von-Neumann":[14],"computing":[15,35,40,67,123],"architecture":[16],"is":[17,36],"becoming":[18],"increasingly":[19],"apparent,":[20],"with":[21,124],"a":[22],"large":[23],"amount":[24],"data":[26,46,52,82,102],"handling":[27,53],"bringing":[28],"more":[29,83],"power":[30,60],"consumption":[31],"and":[32,48,54,58,77,100],"latency.":[33],"In-memory":[34,66],"embedding":[38],"units":[41,44],"into":[42],"storage":[43,55,104],"reading":[47],"calculation":[49,97],"operations,":[50,57],"reducing":[51,59],"back":[56],"consumption.":[61],"This":[62],"article":[63],"proposes":[64],"an":[65],"circuit":[68],"model":[69],"based":[70,110],"on":[71,111],"9T":[72],"SRAM,":[73,93],"which":[74],"separates":[75],"read":[76],"write":[78],"ports":[79],"to":[80],"make":[81],"stable.":[84],"Multiple":[85],"working":[86,126],"modes":[87,127],"can":[88],"also":[89],"be":[90],"achieved":[91],"in":[92,103,121],"such":[94],"as":[95],"direct":[96],"internal":[99],"external":[101],"units.":[105],"Finally,":[106],"simulation":[107],"was":[108],"conducted":[109],"SMIC":[113],"0.18um":[114],"CMOS":[115],"process.":[116],"The":[117],"results":[118],"indicate":[119],"that":[120],"memory":[122],"multiple":[125],"has":[128],"significant":[129],"advantages.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
