{"id":"https://openalex.org/W1986645770","doi":"https://doi.org/10.1109/icmlc.2010.5580661","title":"Submesh allocation in heterogeneous chip multiprocessors","display_name":"Submesh allocation in heterogeneous chip multiprocessors","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W1986645770","doi":"https://doi.org/10.1109/icmlc.2010.5580661","mag":"1986645770"},"language":"en","primary_location":{"id":"doi:10.1109/icmlc.2010.5580661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmlc.2010.5580661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Machine Learning and Cybernetics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109152078","display_name":"Qi Zuo","orcid":"https://orcid.org/0000-0003-3498-1321"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qi Zuo","raw_affiliation_strings":["High Performance Embedded Computing Library, School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China","High Performance Embedded Computing Library, School of Computer Science and Technology, Beijing Institute of Technology, Beijing 100081, China"],"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computing Library, School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computing Library, School of Computer Science and Technology, Beijing Institute of Technology, Beijing 100081, China","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057638577","display_name":"Jing Qiu","orcid":"https://orcid.org/0000-0003-4202-7802"},"institutions":[{"id":"https://openalex.org/I34155123","display_name":"Hebei University of Science and Technology","ror":"https://ror.org/05h3pkk68","country_code":"CN","type":"education","lineage":["https://openalex.org/I34155123"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Qiu","raw_affiliation_strings":["Department of information science and engineering, Hebei University of Science and Technology, Shijiazhuang, China","Department of information science and engineering, Hebei University of Science and Technology, Shijiazhuang 050018, China"],"affiliations":[{"raw_affiliation_string":"Department of information science and engineering, Hebei University of Science and Technology, Shijiazhuang, China","institution_ids":["https://openalex.org/I34155123"]},{"raw_affiliation_string":"Department of information science and engineering, Hebei University of Science and Technology, Shijiazhuang 050018, China","institution_ids":["https://openalex.org/I34155123"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109152078"],"corresponding_institution_ids":["https://openalex.org/I125839683"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10527259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"2337","last_page":"2340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8695417046546936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7352914810180664},{"id":"https://openalex.org/keywords/bitmap","display_name":"Bitmap","score":0.6020489931106567},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4675411581993103},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4654237926006317},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4566790461540222},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.43264853954315186},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4203188717365265},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4113900363445282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20752602815628052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13363319635391235}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8695417046546936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7352914810180664},{"id":"https://openalex.org/C3115412","wikidata":"https://www.wikidata.org/wiki/Q1194708","display_name":"Bitmap","level":2,"score":0.6020489931106567},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4675411581993103},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4654237926006317},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4566790461540222},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.43264853954315186},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4203188717365265},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4113900363445282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20752602815628052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13363319635391235},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icmlc.2010.5580661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmlc.2010.5580661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Machine Learning and Cybernetics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W36757896","https://openalex.org/W1976008287","https://openalex.org/W1981516604","https://openalex.org/W1988301522","https://openalex.org/W2099708455","https://openalex.org/W2100740649","https://openalex.org/W2110855023","https://openalex.org/W2113763229","https://openalex.org/W2157339744","https://openalex.org/W2565120514","https://openalex.org/W6601486681","https://openalex.org/W6731116430"],"related_works":["https://openalex.org/W2350456333","https://openalex.org/W2101993108","https://openalex.org/W2356608866","https://openalex.org/W2355840328","https://openalex.org/W2065289416","https://openalex.org/W4863605","https://openalex.org/W4285287318","https://openalex.org/W2784141701","https://openalex.org/W2138821532","https://openalex.org/W1978899622"],"abstract_inverted_index":{"Lots":[0],"of":[1,48,54],"submesh":[2,19,80,100],"allocation":[3,20,81,101],"strategies":[4],"are":[5,40,124],"devised":[6,137],"in":[7,67,91],"mesh":[8],"connected":[9,14],"computers.":[10],"In":[11,95],"chip":[12,69,93,143],"multiprocessors":[13,70],"by":[15,115,126],"network":[16],"on":[17,31,104],"chip,":[18],"is":[21,107,136],"also":[22],"used":[23],"to":[24,42,71,85,138,141],"allocate":[25],"processors.":[26],"Existing":[27],"research":[28],"mainly":[29],"focuses":[30],"fragmentation,":[32],"system":[33],"performance":[34],"and":[35,45,119],"algorithmic":[36],"complexity.":[37],"The":[38,109,122],"processors":[39,55,114],"assumed":[41],"be":[43,83],"homogeneous,":[44],"the":[46,52,74,79,87,112,142],"representation":[47],"them":[49],"only":[50],"reflects":[51],"state":[53],"usage,":[56],"free":[57],"or":[58],"allocated.":[59],"However,":[60],"heterogeneous":[61,92,113],"cores":[62,90],"have":[63],"been":[64],"widely":[65],"adopted":[66],"modern":[68],"better":[72],"support":[73],"different":[75],"computation":[76],"needs.":[77],"Therefore,":[78],"should":[82],"re-designed":[84],"reflect":[86],"difference":[88],"between":[89],"multiprocessors.":[94,144],"this":[96],"paper,":[97],"a":[98],"simple":[99],"strategy":[102,110],"based":[103],"processor":[105],"array":[106,118],"presented.":[108],"represents":[111],"computing":[116,128],"power":[117,129],"usage":[120],"bitmap.":[121],"jobs":[123,140],"represented":[125],"needed":[127],"array.":[130],"A":[131],"constrained":[132],"first":[133],"fit":[134],"algorithm":[135],"map":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}