{"id":"https://openalex.org/W2147188093","doi":"https://doi.org/10.1109/icme.2011.6012055","title":"Six-dimensional free-viewpoint synthesis flow for QFHD free-viewpoint/multiview 3DTV applications","display_name":"Six-dimensional free-viewpoint synthesis flow for QFHD free-viewpoint/multiview 3DTV applications","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2147188093","doi":"https://doi.org/10.1109/icme.2011.6012055","mag":"2147188093"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2011.6012055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2011.6012055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018848938","display_name":"Pei-Kuei Tsung","orcid":"https://orcid.org/0009-0008-8592-3758"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Kuei Tsung","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001091210","display_name":"Pin-Chih Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pin-Chih Lin","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115603153","display_name":"Kuan\u2010Yu Chen","orcid":"https://orcid.org/0000-0002-6036-2199"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Yu Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071031607","display_name":"Liang\u2010Gee Chen","orcid":"https://orcid.org/0000-0001-9746-9355"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liang-Gee Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22876731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8187646865844727},{"id":"https://openalex.org/keywords/view-synthesis","display_name":"View synthesis","score":0.5063842535018921},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.49840593338012695},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4816214442253113},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46175456047058105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37108367681503296},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3348948359489441},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3304091691970825},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21656084060668945},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.19538021087646484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8187646865844727},{"id":"https://openalex.org/C2776449333","wikidata":"https://www.wikidata.org/wiki/Q7928781","display_name":"View synthesis","level":3,"score":0.5063842535018921},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.49840593338012695},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4816214442253113},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46175456047058105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37108367681503296},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3348948359489441},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3304091691970825},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21656084060668945},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.19538021087646484},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2011.6012055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2011.6012055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1995948460","https://openalex.org/W2059260296","https://openalex.org/W2100137660","https://openalex.org/W2106556114","https://openalex.org/W2109374248","https://openalex.org/W2167173664","https://openalex.org/W2331379045","https://openalex.org/W3035489346","https://openalex.org/W3146618564","https://openalex.org/W6676149410","https://openalex.org/W6684314352"],"related_works":["https://openalex.org/W2611780867","https://openalex.org/W2731344982","https://openalex.org/W3104631102","https://openalex.org/W1491099440","https://openalex.org/W3022794856","https://openalex.org/W2073038808","https://openalex.org/W3010999348","https://openalex.org/W2049890183","https://openalex.org/W1983958657","https://openalex.org/W2048159764"],"abstract_inverted_index":{"Multiview":[0],"video":[1],"(MVV)":[2],"can":[3,104],"provide":[4],"viewers":[5],"a":[6,82],"complete":[7],"3D":[8,160],"perception":[9],"by":[10],"its":[11],"multiple-viewpoint":[12],"feature.":[13],"In":[14,79],"order":[15],"to":[16],"support":[17,69],"smooth":[18],"viewpoint":[19],"switching,":[20],"virtual":[21,55,76],"view":[22,77,85],"synthesis":[23,86],"is":[24,51,88,139],"required.":[25],"However":[26],"the":[27,33,39,45,58,70,75,80,91,100,108,118,124,143,148,159],"ultra":[28],"high":[29],"computational":[30],"complexity":[31],"and":[32,95,130,156],"system":[34,136],"memory":[35,137],"bandwidth":[36,120,138],"requirement":[37],"make":[38],"real-time":[40],"multiview":[41],"applications":[42],"difficult.":[43],"For":[44],"quad":[46],"full-HD":[47],"(QFHD)":[48],"specification,":[49],"31.5GByte/Sec":[50],"needed":[52],"for":[53],"every":[54],"view.":[56],"Furthermore,":[57],"conventional":[59,109],"line":[60],"buffer":[61,133],"based":[62,65],"or":[63],"block":[64,110],"data":[66,98,102],"scheduling":[67,103,150],"cannot":[68],"various":[71],"geometries":[72,153],"required":[73],"in":[74,158],"synthesis.":[78],"paper,":[81],"six-dimensional":[83],"free-viewpoint":[84],"flow":[87],"proposed.":[89],"By":[90],"proposed":[92,119,149],"texture":[93,132],"reorder":[94,97],"inverse":[96],"interface,":[99],"on-chip":[101,131],"be":[105],"done":[106],"under":[107],"pipelining":[111],"even":[112],"with":[113,142],"different":[114],"geometries.":[115],"After":[116],"integrating":[117],"reduction":[121],"schemes,":[122],"including":[123,154],"dynamic":[125],"warping":[126],"reference":[127],"frame":[128],"selection":[129],"optimization,":[134],"95.7%":[135],"saved.":[140],"Comparing":[141],"previous":[144],"1D-horizontal-shifting-based":[145],"3DTV":[146],"chips,":[147],"provides":[151],"full":[152],"translations":[155],"rotations":[157],"space.":[161]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}