{"id":"https://openalex.org/W2148064728","doi":"https://doi.org/10.1109/icme.2011.6011832","title":"A multi-level Hierarchical Quasi-Cyclic matrix for implementation of flexible partially-parallel LDPC decoders","display_name":"A multi-level Hierarchical Quasi-Cyclic matrix for implementation of flexible partially-parallel LDPC decoders","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2148064728","doi":"https://doi.org/10.1109/icme.2011.6011832","mag":"2148064728"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2011.6011832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2011.6011832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059480481","display_name":"Vikram Arkalgud Chandrasetty","orcid":"https://orcid.org/0000-0002-6675-226X"},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Vikram Arkalgud Chandrasetty","raw_affiliation_strings":["School of Electrical and Information Engineering, University of South Australia, Mawson Lakes, SA, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, University of South Australia, Mawson Lakes, SA, Australia","institution_ids":["https://openalex.org/I170239107"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034717122","display_name":"Syed Mahfuzul Aziz","orcid":"https://orcid.org/0000-0002-9627-7594"},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Syed Mahfuzul Aziz","raw_affiliation_strings":["School of Electrical and Information Engineering, University of South Australia, Mawson Lakes, SA, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, University of South Australia, Mawson Lakes, SA, Australia","institution_ids":["https://openalex.org/I170239107"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059480481"],"corresponding_institution_ids":["https://openalex.org/I170239107"],"apc_list":null,"apc_paid":null,"fwci":1.4003,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83494572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.898598313331604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7271970510482788},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6319239735603333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5192094445228577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5143147706985474},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.5025396347045898},{"id":"https://openalex.org/keywords/parity-check-matrix","display_name":"Parity-check matrix","score":0.4821983873844147},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.45779022574424744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4502311944961548},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4153746962547302},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2578105330467224},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15682083368301392}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.898598313331604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7271970510482788},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6319239735603333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5192094445228577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5143147706985474},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.5025396347045898},{"id":"https://openalex.org/C95925971","wikidata":"https://www.wikidata.org/wiki/Q3100414","display_name":"Parity-check matrix","level":4,"score":0.4821983873844147},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.45779022574424744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4502311944961548},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4153746962547302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2578105330467224},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15682083368301392},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2011.6011832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2011.6011832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W241607337","https://openalex.org/W1930522892","https://openalex.org/W1967696010","https://openalex.org/W1977034714","https://openalex.org/W2055137958","https://openalex.org/W2097728655","https://openalex.org/W2099807974","https://openalex.org/W2103353540","https://openalex.org/W2109673983","https://openalex.org/W2116555493","https://openalex.org/W2118734303","https://openalex.org/W2125921017","https://openalex.org/W2128677008","https://openalex.org/W2129804887","https://openalex.org/W2130240580","https://openalex.org/W2133980064","https://openalex.org/W2143136536","https://openalex.org/W2147861990","https://openalex.org/W2152206079","https://openalex.org/W2156938362","https://openalex.org/W2157234346","https://openalex.org/W2159781015","https://openalex.org/W2163990740","https://openalex.org/W2168796459","https://openalex.org/W2187326887","https://openalex.org/W2498739743","https://openalex.org/W2536697717","https://openalex.org/W2542214229","https://openalex.org/W2546616971","https://openalex.org/W3142350051","https://openalex.org/W6609356243"],"related_works":["https://openalex.org/W2537963609","https://openalex.org/W2092857423","https://openalex.org/W2361792238","https://openalex.org/W2954849755","https://openalex.org/W2182725540","https://openalex.org/W3126598192","https://openalex.org/W2066141615","https://openalex.org/W2090897912","https://openalex.org/W2122913048","https://openalex.org/W2796395817"],"abstract_inverted_index":{"A":[0,21,95],"novel":[1],"technique":[2,80],"for":[3,11,39],"constructing":[4],"a":[5],"multi-level":[6,23],"Hierarchical":[7],"Quasi-Cyclic":[8],"(HQC)":[9],"matrix":[10,28,109],"Low-Density":[12],"Parity-Check":[13],"(LDPC)":[14],"decoder":[15,100,123],"is":[16,124],"presented":[17],"in":[18,31,58,64,112],"this":[19],"paper.":[20],"unique":[22],"structure":[24],"of":[25,52,91,98,135],"the":[26,65,72,78,107,113,121,128],"proposed":[27,79,114,122],"provides":[29],"flexibility":[30],"generating":[32],"different":[33,50],"code":[34,37],"lengths":[35],"and":[36,46,127],"rates":[38],"various":[40,108],"applications":[41],"such":[42],"as":[43],"WiMax,":[44],"WLAN":[45],"DVB-S2.":[47],"In":[48],"addition,":[49],"combinations":[51],"permuted":[53],"random":[54,93],"sub-matrices":[55],"are":[56,131],"embedded":[57],"layers,":[59],"to":[60,89,133],"provide":[61],"virtual":[62],"randomness":[63],"LDPC":[66],"matrix.":[67],"Simulation":[68],"results":[69,118],"show":[70,119],"that":[71,90,120,134],"HQC":[73],"matrices":[74],"generated":[75],"by":[76,105],"using":[77,106],"has":[81,102],"bit":[82],"error":[83],"rate":[84],"(BER)":[85],"performance":[86],"very":[87],"close":[88],"unstructured":[92],"matrices.":[94],"prototype":[96],"model":[97],"partially-parallel":[99],"architecture":[101],"been":[103],"designed":[104],"configurations":[110],"available":[111],"technique.":[115],"FPGA":[116],"design":[117],"resource":[125],"efficient":[126],"power":[129],"requirements":[130],"comparable":[132],"ASIC":[136],"based":[137],"decoders.":[138]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}