{"id":"https://openalex.org/W2101595732","doi":"https://doi.org/10.1109/icme.2009.5202689","title":"Area-efficient line-based two-dimensional discrete wavelet transform architecture without data buffer","display_name":"Area-efficient line-based two-dimensional discrete wavelet transform architecture without data buffer","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2101595732","doi":"https://doi.org/10.1109/icme.2009.5202689","mag":"2101595732"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2009.5202689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2009.5202689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106405073","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0002-9629-1273"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South-East University, China","National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South-East University, China","institution_ids":[]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101584507","display_name":"Wang Chao","orcid":"https://orcid.org/0000-0002-3194-6953"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South-East University, China","National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South-East University, China","institution_ids":[]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102076459","display_name":"Jun Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South-East University, China","National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South-East University, China","institution_ids":[]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101499715","display_name":"Longxing Shi","orcid":"https://orcid.org/0000-0002-0629-7154"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longxing Shi","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South-East University, China","National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South-East University, China","institution_ids":[]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.2682,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45020121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1094","last_page":"1097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7581139802932739},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6816603541374207},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5651016235351562},{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.5555058717727661},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5517251491546631},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5471486449241638},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.545533299446106},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48642826080322266},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4713689088821411},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4348669648170471},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4269661605358124},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4192826747894287},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4159630537033081},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3312511444091797},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.32569581270217896},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3231416344642639},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.2195988893508911},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2147480547428131},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18481045961380005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13002100586891174},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1252143681049347}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7581139802932739},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6816603541374207},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5651016235351562},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.5555058717727661},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5517251491546631},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5471486449241638},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.545533299446106},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48642826080322266},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4713689088821411},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4348669648170471},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4269661605358124},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4192826747894287},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4159630537033081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3312511444091797},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.32569581270217896},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3231416344642639},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.2195988893508911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2147480547428131},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18481045961380005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13002100586891174},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1252143681049347},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2009.5202689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2009.5202689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2015370045","https://openalex.org/W2078688553","https://openalex.org/W2089944071","https://openalex.org/W2095108105","https://openalex.org/W2119239574","https://openalex.org/W2124994383","https://openalex.org/W2130260887","https://openalex.org/W2134698116","https://openalex.org/W2135692098","https://openalex.org/W2149587638","https://openalex.org/W2534339533","https://openalex.org/W3142380300","https://openalex.org/W4251101141"],"related_works":["https://openalex.org/W2607556907","https://openalex.org/W2152527810","https://openalex.org/W4226330631","https://openalex.org/W2074010091","https://openalex.org/W188762367","https://openalex.org/W1980808122","https://openalex.org/W1017999001","https://openalex.org/W2782113474","https://openalex.org/W2162444164","https://openalex.org/W2130440338"],"abstract_inverted_index":{"An":[0],"area-efficient":[1],"architecture":[2],"for":[3,65],"2D":[4,66],"DWT":[5,70],"is":[6,21],"proposed":[7,42],"in":[8,71],"this":[9],"paper":[10],"based":[11],"on":[12],"novel":[13],"decomposed":[14],"lifting":[15],"scheme,":[16],"where":[17],"no":[18],"data":[19,29],"buffer":[20],"required":[22],"to":[23,92],"preserve":[24],"and":[25,33,53,59,68],"reorder":[26],"the":[27,31,38,41,47,54],"intermediate":[28],"between":[30],"row":[32],"column":[34],"processor.":[35],"Compared":[36],"with":[37,78,96],"reported":[39],"research,":[40],"design":[43,62],"could":[44],"benefit":[45],"from":[46],"reduction":[48],"of":[49,56],"internal":[50],"memory":[51],"size":[52,95],"number":[55],"multipliers,":[57],"adders":[58],"registers.":[60],"The":[61],"was":[63],"implemented":[64],"9/7":[67],"5/3":[69],"SMIC":[72],"0.18":[73],"mum":[74],"CMOS":[75],"logic":[76],"fabrication":[77],"15":[79],"K":[80,98],"equivalent":[81],"2-input":[82],"NAND":[83],"gates":[84],"under":[85],"150":[86],"MHz,":[87],"which":[88],"can":[89],"accommodate":[90],"up":[91],"512times512":[93],"image":[94],"4":[97],"bytes":[99],"on-chip":[100],"dual-port":[101],"RAM.":[102]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}