{"id":"https://openalex.org/W2145210935","doi":"https://doi.org/10.1109/icme.2007.4284874","title":"A Low Latency Memory Controller for Video Coding Systems","display_name":"A Low Latency Memory Controller for Video Coding Systems","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2145210935","doi":"https://doi.org/10.1109/icme.2007.4284874","mag":"2145210935"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2007.4284874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2007.4284874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multimedia and Expo, 2007 IEEE International Conference on","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109217275","display_name":"Chih-Da Chien","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Da Chien","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","Nat. Chung-cheng Univ., Chia-Yi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Nat. Chung-cheng Univ., Chia-Yi","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080828847","display_name":"Chih\u2010Wei Wang","orcid":"https://orcid.org/0000-0002-6482-6616"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Wang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","Nat. Chung-cheng Univ., Chia-Yi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Nat. Chung-cheng Univ., Chia-Yi","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033004645","display_name":"Chiun-Chau Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chiun-Chau Lin","raw_affiliation_strings":["SOC Technology Center, ITRI, Hsinchu, Taiwan","SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw"],"affiliations":[{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006660611","display_name":"Tien-Wei Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tien-Wei Hsieh","raw_affiliation_strings":["SOC Technology Center, ITRI, Hsinchu, Taiwan","SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw"],"affiliations":[{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062987770","display_name":"Yuan-Hwa Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Hwa Chu","raw_affiliation_strings":["SOC Technology Center, ITRI, Hsinchu, Taiwan","SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw"],"affiliations":[{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"SOC Technology Center, ITRI, Hsinchu, Taiwan, R.O.C. Email: cct@cs.ccu.edu.tw","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022312926","display_name":"Jiun-In Guo","orcid":"https://orcid.org/0000-0003-0402-2621"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-In Guo","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan, R.O.C. Email: jiguo@cs.ccu.edu.tw, cct@cs.ccu.edu.tw"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan, R.O.C. Email: jiguo@cs.ccu.edu.tw, cct@cs.ccu.edu.tw","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5109217275"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.6331,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7084843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2","issue":null,"first_page":"1211","last_page":"1214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9578999876976013,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9562000036239624,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.8318129777908325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8037654161453247},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.760249674320221},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6970615983009338},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6853827238082886},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6771865487098694},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.6230653524398804},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5898030996322632},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5156984925270081},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4840058982372284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46924829483032227},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45085376501083374},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4449964761734009},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4335106611251831},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34501561522483826},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.23871290683746338}],"concepts":[{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.8318129777908325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8037654161453247},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.760249674320221},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6970615983009338},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6853827238082886},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6771865487098694},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.6230653524398804},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5898030996322632},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5156984925270081},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4840058982372284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46924829483032227},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45085376501083374},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4449964761734009},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4335106611251831},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34501561522483826},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.23871290683746338},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2007.4284874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2007.4284874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multimedia and Expo, 2007 IEEE International Conference on","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1546062974","https://openalex.org/W2136004815","https://openalex.org/W2156956350","https://openalex.org/W2166697045","https://openalex.org/W2537482094","https://openalex.org/W6632719574","https://openalex.org/W6679948006"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2145210935","https://openalex.org/W2587873888","https://openalex.org/W1979982061","https://openalex.org/W2138825797","https://openalex.org/W4243618206","https://openalex.org/W3029446734","https://openalex.org/W1707075782","https://openalex.org/W3008068282","https://openalex.org/W3170849636"],"abstract_inverted_index":{"The":[0,102],"dynamic":[1],"memory":[2,15,19,36,52,65,79,100,109,113],"controller":[3,53,110],"plays":[4],"an":[5],"important":[6],"role":[7],"in":[8,29,34,67,117],"system-on-a-chip":[9],"(SoC)":[10],"designs":[11],"to":[12,57,94],"provide":[13],"enough":[14],"bandwidth":[16,114],"through":[17],"external":[18,35],"for":[20,62],"DSP":[21],"and":[22,87],"multimedia":[23],"processing.":[24],"However,":[25],"the":[26,31,41,59,63,68,72,96,107,112],"overhead":[27,60],"cycles":[28,61],"accessing":[30],"data":[32],"located":[33],"have":[37],"much":[38],"influence":[39],"on":[40],"SoC":[42,69],"performance.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"propose":[48],"a":[49,118],"low":[50],"latency":[51,97],"with":[54],"AHB":[55],"interface":[56],"reduce":[58,95],"SDR":[64,99],"access":[66],"designs.":[70],"Through":[71],"pre-calculated":[73],"addresses":[74],"of":[75,98],"impending":[76],"transfers,":[77],"two":[78],"control":[80],"schemes,":[81],"i.e.":[82],"Burst":[83,85],"terminates":[84],"(BTB)":[86],"Anticipative":[88],"Row":[89],"Activation":[90],"(ARA),":[91],"are":[92],"used":[93],"access.":[101],"experimental":[103],"results":[104],"show":[105],"that":[106],"proposed":[108],"reduces":[111],"by":[115],"33%":[116],"typical":[119],"MPEG-4":[120],"video":[121],"decoding":[122],"system.":[123]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}