{"id":"https://openalex.org/W2112783550","doi":"https://doi.org/10.1109/icme.2004.1394530","title":"A high-performance area-aware DSP processor architecture for video codecs","display_name":"A high-performance area-aware DSP processor architecture for video codecs","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2112783550","doi":"https://doi.org/10.1109/icme.2004.1394530","mag":"2112783550"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2004.1394530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2004.1394530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052912495","display_name":"Lan-Da Van","orcid":"https://orcid.org/0000-0001-5673-1193"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Lan-Da Van","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029828204","display_name":"Hsin-Fu Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Fu Luo","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103047746","display_name":"Chien\u2010Ming Wu","orcid":"https://orcid.org/0000-0001-9295-7181"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Ming Wu","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037792001","display_name":"Wen-Hsiang Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hsiang Hu","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046205006","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-6805-2817"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103836605","display_name":"Wei-Chang Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chang Tsai","raw_affiliation_strings":["Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu","institution_ids":["https://openalex.org/I4210166867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5052912495"],"corresponding_institution_ids":["https://openalex.org/I4210166867"],"apc_list":null,"apc_paid":null,"fwci":0.2804,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57771546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1499","last_page":"1502 Vol.3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8300461769104004},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7893946170806885},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7721703052520752},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5981650352478027},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5519155263900757},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5474061965942383},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5318683385848999},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.5100434422492981},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4736917018890381},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.41333678364753723},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3824693560600281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3784030079841614},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.32905811071395874},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.132780522108078}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8300461769104004},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7893946170806885},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7721703052520752},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5981650352478027},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5519155263900757},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5474061965942383},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5318683385848999},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.5100434422492981},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4736917018890381},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.41333678364753723},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3824693560600281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3784030079841614},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32905811071395874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.132780522108078}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2004.1394530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2004.1394530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W115216132","https://openalex.org/W1544057354","https://openalex.org/W2005414916","https://openalex.org/W2109036320","https://openalex.org/W2114941277","https://openalex.org/W2124514467","https://openalex.org/W2134057254","https://openalex.org/W2136636210","https://openalex.org/W2144642106","https://openalex.org/W2150886171","https://openalex.org/W3147038342","https://openalex.org/W6680138422"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W4249089198","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W2115688358","https://openalex.org/W2054117411","https://openalex.org/W4253933660","https://openalex.org/W2562747857","https://openalex.org/W4250432526","https://openalex.org/W2101536355"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,17,26],"high-performance":[6],"and":[7,25,49,66,92],"area-aware":[8],"very":[9],"long":[10],"instruction":[11,20],"word":[12],"(VLIW)":[13],"DSP":[14],"architecture":[15,83],"using":[16,98],"flexible":[18],"single":[19],"multiple":[21],"data":[22,37],"(SIMD)":[23],"approach":[24],"grouped":[27],"permutation":[28],"(GP)":[29],"structure":[30],"register":[31,96],"file,":[32,97],"respectively.":[33],"Via":[34],"the":[35,40,43,74,81,95,99,103,114],"proposed":[36,82,100],"path":[38],"architecture,":[39],"reduction":[41],"of":[42,61,76,90,105],"execution":[44],"cycles":[45],"for":[46],"digital":[47],"filter":[48],"RGB2YUV":[50],"benchmarks":[51],"can":[52,84,109],"be":[53,85,110],"improved":[54],"up":[55],"to":[56],"50%":[57],"compared":[58,112],"with":[59,113],"that":[60,89],"Hinrichs":[62,91],"et":[63,68],"al.":[64,69],"(2000)":[65],"Lin":[67,117],"(2003).":[70],"For":[71,94],"motion":[72],"estimation,":[73],"number":[75],"pixels":[77],"per":[78],"cycle":[79],"applying":[80],"four":[86],"times":[87],"than":[88],"Lin.":[93],"GP":[101],"structure,":[102],"saving":[104],"switching":[106],"network":[107],"overhead":[108],"anticipated":[111],"work":[115],"in":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}