{"id":"https://openalex.org/W2096920161","doi":"https://doi.org/10.1109/icme.2004.1394234","title":"Reconfigurable coprocessor for media streaming","display_name":"Reconfigurable coprocessor for media streaming","publication_year":2005,"publication_date":"2005-03-07","ids":{"openalex":"https://openalex.org/W2096920161","doi":"https://doi.org/10.1109/icme.2004.1394234","mag":"2096920161"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2004.1394234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2004.1394234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/87142","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036919365","display_name":"S\u00e9bastien Bilavarn","orcid":"https://orcid.org/0000-0002-7492-6936"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210105651","display_name":"Laboratoire Traitement du Signal et de l'Image","ror":"https://ror.org/01f1amm71","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I154526488","https://openalex.org/I154526488","https://openalex.org/I4210105651","https://openalex.org/I4210105774","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","FR","US"],"is_corresponding":false,"raw_author_name":"S. Bilavarn","raw_affiliation_strings":["Signal Process. Lab., Swiss Fed. Inst. of Technol., Lausanne, Switzerland","INTEL Labs","Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","Laboratoire de Traitement du signal [EPFL] / Signal Processing Laboratories"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Process. Lab., Swiss Fed. Inst. of Technol., Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"INTEL Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","institution_ids":[]},{"raw_affiliation_string":"Laboratoire de Traitement du signal [EPFL] / Signal Processing Laboratories","institution_ids":["https://openalex.org/I4210105651","https://openalex.org/I4210121626"]}]},{"author_position":"last","author":{"id":null,"display_name":"E. Debes","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"E. Debes","raw_affiliation_strings":["Architecture Research Labs, Intel Corporation, Santa Clara, CA","Signal Processing Institute, Swiss Federal Institute of Technology, Lausanne, Switzerland","Lab-STICC_UBS_CACS_MOCS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Architecture Research Labs, Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Signal Processing Institute, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15290571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"483","last_page":"486"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8850056529045105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8292752504348755},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6945309042930603},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6038775444030762},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5715305209159851},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5277291536331177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851730465888977},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.4572044014930725},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43702298402786255},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4149315059185028},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3296492099761963},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11309942603111267}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8850056529045105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8292752504348755},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6945309042930603},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6038775444030762},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5715305209159851},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5277291536331177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851730465888977},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4572044014930725},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43702298402786255},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4149315059185028},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3296492099761963},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11309942603111267},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icme.2004.1394234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2004.1394234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00106310v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00106310","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jun 2004","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:infoscience.epfl.ch:87142","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/87142","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:87142","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/87142","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1555508887","https://openalex.org/W1974169079","https://openalex.org/W2114941277","https://openalex.org/W2132605419","https://openalex.org/W2145594385","https://openalex.org/W2149361345","https://openalex.org/W2156413870"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W1967938402","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2386041993"],"abstract_inverted_index":{"The":[0,58],"development":[1,103],"of":[2,14,31,53,70,124],"more":[3],"processing":[4],"demanding":[5],"video":[6],"standards":[7],"on":[8,24,62],"one":[9],"hand":[10,27],"and":[11,46,55,110],"the":[12,25,34,51,68,86],"popularity":[13],"mobile":[15],"devices":[16],"such":[17],"as":[18,82],"digital":[19],"cameras":[20],"or":[21],"wireless":[22],"videophones":[23],"other":[26],"introduce":[28],"a":[29,64,116],"need":[30],"optimization":[32],"at":[33],"processor":[35],"level.":[36],"Reconfigurable":[37],"systems":[38],"provide":[39],"an":[40,83],"interesting":[41],"answer":[42],"to":[43,67,85,100],"this":[44,92],"problem":[45],"several":[47],"works":[48],"have":[49],"explored":[50],"possibility":[52],"performance":[54,113],"power":[56,111],"optimization.":[57],"following":[59],"study":[60],"focuses":[61],"tuning":[63],"reconfigurable":[65],"hardware":[66],"requirements":[69],"future":[71],"media":[72],"processing,":[73],"using":[74,115],"DSP":[75],"operators":[76],"appearing":[77],"in":[78],"recent":[79],"FPGA":[80],"families":[81],"alternative":[84],"typical":[87],"ALU":[88],"based":[89],"architectures.":[90],"In":[91],"paper,":[93],"architecture":[94],"perspectives":[95],"are":[96],"proposed":[97],"with":[98],"respect":[99],"low":[101],"cost":[102],"constraints,":[104],"backward":[105],"compatibility,":[106],"easy":[107],"coprocessor":[108],"usage":[109],"/":[112],"enhancement,":[114],"new":[117],"scalable":[118],"data":[119],"representation":[120],"optimized":[121],"for":[122],"quality":[123],"service":[125],"(matching":[126],"pursuit":[127],"3D":[128],"algorithms).":[129]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}