{"id":"https://openalex.org/W2134446010","doi":"https://doi.org/10.1109/icme.2002.1035539","title":"Multimedia-application-driven instruction set architecture simulation","display_name":"Multimedia-application-driven instruction set architecture simulation","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2134446010","doi":"https://doi.org/10.1109/icme.2002.1035539","mag":"2134446010"},"language":"en","primary_location":{"id":"doi:10.1109/icme.2002.1035539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2002.1035539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060701453","display_name":"Ivano Barbieri","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"I. Barbieri","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genova, Italy","Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058980828","display_name":"M. Bariani","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Bariani","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genova, Italy","Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082363571","display_name":"A. Cabitto","orcid":"https://orcid.org/0000-0003-1855-2316"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Cabitto","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genova, Italy","Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026195835","display_name":"M. Raggio","orcid":"https://orcid.org/0000-0002-9607-3161"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Raggio","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genova, Italy","Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Univ. of Genova, , Italy","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":0.7436,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73312138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"169","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8606106042861938},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8404653072357178},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7894360423088074},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6778260469436646},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6685544848442078},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5931608080863953},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.566541314125061},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5308398008346558},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5013415813446045},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.49884772300720215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3740057945251465},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23639467358589172},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18656671047210693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8606106042861938},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8404653072357178},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7894360423088074},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6778260469436646},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6685544848442078},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5931608080863953},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.566541314125061},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5308398008346558},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5013415813446045},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.49884772300720215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3740057945251465},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23639467358589172},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18656671047210693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icme.2002.1035539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icme.2002.1035539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Multimedia and Expo","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W7525321","https://openalex.org/W90084074","https://openalex.org/W1505763147","https://openalex.org/W1986895037","https://openalex.org/W2012429438","https://openalex.org/W2038208251","https://openalex.org/W2115516441","https://openalex.org/W2128221687","https://openalex.org/W2133465913","https://openalex.org/W2138362897","https://openalex.org/W2163033792","https://openalex.org/W2164122783","https://openalex.org/W2170198262","https://openalex.org/W2335864408","https://openalex.org/W3147835733","https://openalex.org/W4240046008","https://openalex.org/W4252042675","https://openalex.org/W4254822137","https://openalex.org/W6684840454","https://openalex.org/W6793159789","https://openalex.org/W6836765637"],"related_works":["https://openalex.org/W2158867373","https://openalex.org/W2161750270","https://openalex.org/W3131666633","https://openalex.org/W1896855786","https://openalex.org/W2018918827","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2562747857"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,23],"application-driven":[4],"architecture-design":[5],"approach.":[6],"VLIW":[7],"architectures":[8],"and":[9,20,37,57],"instruction":[10],"set":[11],"simulation":[12,35,38,48],"were":[13],"chosen":[14],"to":[15,21],"fulfill":[16],"multimedia":[17],"domain":[18],"requirements":[19],"implement":[22],"efficient":[24],"Hw-Sw":[25],"co-design":[26],"tool.":[27],"Innovative":[28],"approaches":[29],"such":[30],"as":[31],"pipeline":[32],"status":[33],"modeling,":[34],"cache,":[36],"oriented":[39],"Hw":[40],"description":[41],"have":[42],"been":[43],"described.":[44],"The":[45],"performance":[46],"of":[47],"tests":[49],"for":[50],"two":[51],"validation":[52],"case":[53],"studies":[54],"(TI":[55],"TMS320C62x":[56],"ST200)":[58],"are":[59],"reported.":[60]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}