{"id":"https://openalex.org/W1988581322","doi":"https://doi.org/10.1109/icmcs.2014.6911373","title":"FPGA implementation of HIHO and SIHO decoders for DSC codes","display_name":"FPGA implementation of HIHO and SIHO decoders for DSC codes","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W1988581322","doi":"https://doi.org/10.1109/icmcs.2014.6911373","mag":"1988581322"},"language":"en","primary_location":{"id":"doi:10.1109/icmcs.2014.6911373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmcs.2014.6911373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Multimedia Computing and Systems (ICMCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Abdelghani Boudaoud","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145365","display_name":"Universit\u00e9 Hassan 1er","ror":"https://ror.org/03cdvht47","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210145365"]}],"countries":["MA"],"is_corresponding":true,"raw_author_name":"Abdelghani Boudaoud","raw_affiliation_strings":["LATSI, Hassan I University, Settat, Morocco","LATSI, FSTS, Hassan I University, Settat, Morocco"],"affiliations":[{"raw_affiliation_string":"LATSI, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]},{"raw_affiliation_string":"LATSI, FSTS, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080515872","display_name":"Elhassane Abdelmounim","orcid":"https://orcid.org/0000-0003-1063-9767"},"institutions":[{"id":"https://openalex.org/I4210145365","display_name":"Universit\u00e9 Hassan 1er","ror":"https://ror.org/03cdvht47","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210145365"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Elhassane Abdelmounim","raw_affiliation_strings":["LATSI, Hassan I University, Settat, Morocco","LATSI, FSTS, Hassan I University, Settat, Morocco"],"affiliations":[{"raw_affiliation_string":"LATSI, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]},{"raw_affiliation_string":"LATSI, FSTS, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091300459","display_name":"A. Ba-Razzouk","orcid":"https://orcid.org/0000-0001-5748-6564"},"institutions":[{"id":"https://openalex.org/I4210145365","display_name":"Universit\u00e9 Hassan 1er","ror":"https://ror.org/03cdvht47","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210145365"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Abdellfattah Barazzouk","raw_affiliation_strings":["LATSI, Hassan I University, Settat, Morocco","LATSI, FSTS, Hassan I University, Settat, Morocco"],"affiliations":[{"raw_affiliation_string":"LATSI, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]},{"raw_affiliation_string":"LATSI, FSTS, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065870427","display_name":"Jamal Zbitou","orcid":"https://orcid.org/0000-0002-3118-8929"},"institutions":[{"id":"https://openalex.org/I4210145365","display_name":"Universit\u00e9 Hassan 1er","ror":"https://ror.org/03cdvht47","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210145365"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Jamal Zbitou","raw_affiliation_strings":["LATSI, Hassan I University, Settat, Morocco","LITEN Laboratory, FSTS, Hassan I University, Settat, Morocco"],"affiliations":[{"raw_affiliation_string":"LATSI, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]},{"raw_affiliation_string":"LITEN Laboratory, FSTS, Hassan I University, Settat, Morocco","institution_ids":["https://openalex.org/I4210145365"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210145365"],"apc_list":null,"apc_paid":null,"fwci":0.4257,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66828266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"42","issue":null,"first_page":"1461","last_page":"1464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7422887086868286},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7111485004425049},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6658499240875244},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5791140198707581},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5522619485855103},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5508759021759033},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.476661741733551},{"id":"https://openalex.org/keywords/serial-memory-processing","display_name":"Serial memory processing","score":0.4691535234451294},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.462228387594223},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.4337462782859802},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3814834952354431},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21620845794677734},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08180055022239685}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7422887086868286},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7111485004425049},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6658499240875244},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5791140198707581},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5522619485855103},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5508759021759033},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.476661741733551},{"id":"https://openalex.org/C27163531","wikidata":"https://www.wikidata.org/wiki/Q7454694","display_name":"Serial memory processing","level":2,"score":0.4691535234451294},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.462228387594223},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.4337462782859802},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3814834952354431},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21620845794677734},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08180055022239685},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icmcs.2014.6911373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmcs.2014.6911373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Multimedia Computing and Systems (ICMCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1590465400","https://openalex.org/W1973986860","https://openalex.org/W1985800138","https://openalex.org/W2069780918","https://openalex.org/W2085145600","https://openalex.org/W2087595029","https://openalex.org/W2146694142","https://openalex.org/W4234803039","https://openalex.org/W4245256025"],"related_works":["https://openalex.org/W2374292458","https://openalex.org/W1503161450","https://openalex.org/W2078980669","https://openalex.org/W2372555041","https://openalex.org/W2162232134","https://openalex.org/W2534958019","https://openalex.org/W1862689742","https://openalex.org/W2382058016","https://openalex.org/W2156108776","https://openalex.org/W2367491988"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,33,42,46,73,77,88,93,124,130],"study":[4],"of":[5,79],"two":[6,57],"decoder":[7,39],"architectures":[8,58],"and":[9,13,41,61,65,100],"their":[10],"VHDL":[11],"design":[12],"implementation":[14],"on":[15],"a":[16],"FPGA":[17],"circuit.":[18],"Both":[19],"decoders":[20],"are":[21,59],"designed":[22],"for":[23,63,97,102],"Difference":[24],"Set":[25],"Cyclic":[26],"(DSC)":[27],"codes.":[28],"The":[29,56,69,117],"first":[30],"one":[31,44],"is":[32,45,84,121],"Hard":[34,37,52],"In":[35,50],"-":[36,51],"Out":[38,53],"(HIHO),":[40],"second":[43],"Massey's":[47],"threshold":[48],"Soft":[49],"(SIHO)":[54],"decoder.":[55],"analyzed":[60],"discussed":[62],"serial":[64,98],"parallel":[66,103,109],"processing":[67,99,110],"implementations.":[68],"results":[70],"show":[71],"that":[72],"complexity,":[74],"measured":[75],"by":[76,92,129],"number":[78],"Logical":[80],"Elements":[81],"(LE)":[82],"which":[83],"directly":[85],"proportional":[86],"to":[87,108,123],"silicon":[89],"area":[90],"occupied":[91],"decoder,":[94],"varies":[95],"linearly":[96],"hyperbolically":[101],"processing.":[104],"Increased":[105],"complexity":[106],"related":[107],"can":[111],"be":[112],"accepted":[113],"in":[114],"turbo":[115],"decoders.":[116],"resulting":[118],"latency":[119],"(L)":[120],"equal":[122],"code":[125],"length":[126],"(n)":[127],"multiplied":[128],"clock":[131],"period":[132],"(H):":[133],"(L=n*H).":[134]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}