{"id":"https://openalex.org/W4405935405","doi":"https://doi.org/10.1109/icm63406.2024.10815826","title":"An FPGA-Based RISC-V Instruction Set Extension and Memory Controller for Multi-Level Cell NVM","display_name":"An FPGA-Based RISC-V Instruction Set Extension and Memory Controller for Multi-Level Cell NVM","publication_year":2024,"publication_date":"2024-12-14","ids":{"openalex":"https://openalex.org/W4405935405","doi":"https://doi.org/10.1109/icm63406.2024.10815826"},"language":"en","primary_location":{"id":"doi:10.1109/icm63406.2024.10815826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm63406.2024.10815826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.5445/ir/1000177712","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086801132","display_name":"Mina Ibrahim","orcid":"https://orcid.org/0000-0002-8592-6851"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mina Ibrahim","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Martel Shokry","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martel Shokry","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028956454","display_name":"Lokesh Siddhu","orcid":"https://orcid.org/0000-0002-5312-8679"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lokesh Siddhu","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040426334","display_name":"Hassan Nassar","orcid":"https://orcid.org/0000-0003-1566-8997"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hassan Nassar","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00f6rg Henkel","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Chair for Embedded Systems (CES),Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5086801132"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.4787,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66919632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9757000207901001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9757000207901001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9539999961853027,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6709702610969543},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6080009937286377},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5846704840660095},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5793037414550781},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5453935265541077},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5341405272483826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5312129259109497},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4827667772769928},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.429738312959671},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37455588579177856},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3281628489494324},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08923602104187012}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6709702610969543},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6080009937286377},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5846704840660095},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5793037414550781},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5453935265541077},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5341405272483826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5312129259109497},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4827667772769928},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.429738312959671},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37455588579177856},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3281628489494324},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08923602104187012},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icm63406.2024.10815826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm63406.2024.10815826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},{"id":"pmh:oai:EVASTAR-Karlsruhe.de:1000177712","is_oa":false,"landing_page_url":"https://publikationen.bibliothek.kit.edu/1000177712","pdf_url":null,"source":{"id":"https://openalex.org/S4306401992","display_name":"Repository KITopen (Karlsruhe Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102335020","host_organization_name":"Karlsruhe Institute of Technology","host_organization_lineage":["https://openalex.org/I102335020"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/submittedVersion"},{"id":"doi:10.5445/ir/1000177712","is_oa":true,"landing_page_url":"https://doi.org/10.5445/ir/1000177712","pdf_url":null,"source":{"id":"https://openalex.org/S7407052948","display_name":"KITopen","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"doi:10.5445/ir/1000177712","is_oa":true,"landing_page_url":"https://doi.org/10.5445/ir/1000177712","pdf_url":null,"source":{"id":"https://openalex.org/S7407052948","display_name":"KITopen","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2003346399","https://openalex.org/W2078260102","https://openalex.org/W2112753327","https://openalex.org/W2211958103","https://openalex.org/W2412254046","https://openalex.org/W2590451845","https://openalex.org/W2613457965","https://openalex.org/W2742694477","https://openalex.org/W2922513372","https://openalex.org/W3025714769","https://openalex.org/W4292055780","https://openalex.org/W4312252801","https://openalex.org/W4386578914","https://openalex.org/W4387010596","https://openalex.org/W4390606132","https://openalex.org/W4393036170","https://openalex.org/W4400579587"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W1608572506","https://openalex.org/W1998013902"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1,14,68],"(NVM)":[2],"technologies,":[3],"particularly":[4],"Multi-Level":[5],"Cell":[6],"(MLC)":[7],"NVMs,":[8],"offer":[9],"significant":[10],"potential":[11],"for":[12,164],"increasing":[13,123],"density.":[15],"MLC":[16,79],"NVMs":[17],"provide":[18],"a":[19,66,72,95,117],"trade-off":[20],"between":[21],"write":[22,81,124],"latency":[23],"and":[24,34,48,71,86,155],"retention":[25,33,87,128],"time,":[26],"where":[27],"faster":[28],"writes/stores":[29],"result":[30],"in":[31,52,120,134],"lower":[32],"slower":[35],"writes":[36],"yield":[37],"higher":[38],"retention.":[39],"However,":[40],"limited":[41],"work":[42],"has":[43],"been":[44],"done":[45],"to":[46,77,122,152],"validate":[47],"prototype":[49],"NVM-based":[50],"systems":[51],"hardware,":[53],"leveraging":[54],"this":[55,62],"tradeoff":[56],"at":[57],"the":[58,156],"system":[59],"level.":[60],"In":[61],"paper,":[63],"we":[64,115],"present":[65],"novel":[67],"controller":[69,145],"architecture":[70],"RISC-V":[73,121],"instruction":[74,119,158],"set":[75],"extension":[76],"optimize":[78],"NVM":[80,91],"operations":[82,107],"by":[83,149,161],"balancing":[84],"speed":[85],"time.":[88],"Our":[89],"custom":[90],"controller,":[92],"built":[93],"around":[94],"finite":[96],"state":[97],"machine":[98],"with":[99,108,167],"an":[100,137],"AXI":[101],"memory-mapped":[102],"interface,":[103],"efficiently":[104],"manages":[105],"read/write":[106],"enhanced":[109],"burst":[110],"transfers,":[111],"minimizing":[112],"latency.":[113],"Additionally,":[114],"introduce":[116],"fast-store":[118,157],"performance":[125,160],"while":[126],"addressing":[127],"limitations.":[129],"These":[130],"enhancements":[131],"are":[132],"implemented":[133],"hardware":[135,147,171],"on":[136],"FPGA":[138],"platform.":[139],"Experimental":[140],"results":[141],"show":[142],"that":[143],"our":[144],"reduces":[146],"overhead":[148],"30%":[150],"compared":[151],"conventional":[153],"designs,":[154],"improves":[159],"over":[162],"7%":[163],"streaming":[165],"workloads":[166],"less":[168],"than":[169],"0.08%":[170],"overhead.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}