{"id":"https://openalex.org/W3129029595","doi":"https://doi.org/10.1109/icm50269.2020.9331499","title":"Application for automatic placement of hardware modules in layout form","display_name":"Application for automatic placement of hardware modules in layout form","publication_year":2020,"publication_date":"2020-12-14","ids":{"openalex":"https://openalex.org/W3129029595","doi":"https://doi.org/10.1109/icm50269.2020.9331499","mag":"3129029595"},"language":"en","primary_location":{"id":"doi:10.1109/icm50269.2020.9331499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm50269.2020.9331499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 32nd International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044294770","display_name":"Konstantinos Velonis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Velonis","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015547174","display_name":"\u0398\u03b5\u03cc\u03b4\u03c9\u03c1\u03bf\u03c2 \u03a3\u03b9\u03bc\u03cc\u03c0\u03bf\u03c5\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0002-2219-426X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Theodoros Simopoulos","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053637778","display_name":"George Alexiou","orcid":"https://orcid.org/0000-0003-2244-4916"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Ph. Alexiou","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of Patras, Patras, 26504, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8222678899765015},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.713039755821228},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5774697661399841},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5043236017227173},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.43129459023475647},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4306317865848541},{"id":"https://openalex.org/keywords/user-interface","display_name":"User interface","score":0.4192211329936981},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4013406038284302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39439845085144043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3595527708530426},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15755322575569153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8222678899765015},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.713039755821228},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5774697661399841},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5043236017227173},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.43129459023475647},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4306317865848541},{"id":"https://openalex.org/C89505385","wikidata":"https://www.wikidata.org/wiki/Q47146","display_name":"User interface","level":2,"score":0.4192211329936981},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4013406038284302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39439845085144043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3595527708530426},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15755322575569153},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm50269.2020.9331499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm50269.2020.9331499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 32nd International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1965954668","https://openalex.org/W1993475156","https://openalex.org/W2022038016","https://openalex.org/W2030396971","https://openalex.org/W2035720033","https://openalex.org/W2044672662","https://openalex.org/W2130994849","https://openalex.org/W2974359672","https://openalex.org/W3006432396","https://openalex.org/W4249157190"],"related_works":["https://openalex.org/W4241523039","https://openalex.org/W2360028903","https://openalex.org/W4280543773","https://openalex.org/W178231042","https://openalex.org/W2366083136","https://openalex.org/W2387622493","https://openalex.org/W1932132538","https://openalex.org/W2357832196","https://openalex.org/W1649706580","https://openalex.org/W3195608031"],"abstract_inverted_index":{"This":[0,17,60],"work":[1],"presents":[2],"an":[3,10],"application":[4],"for":[5,75],"automatically":[6],"placing":[7],"sub-modules":[8],"of":[9,42,73],"ALU":[11],"to":[12,23],"create":[13],"a":[14,29,40,50,53,63,71,76,80],"layout":[15],"design.":[16],"process":[18],"is":[19,38],"made":[20],"as":[21,25,32,70],"easy":[22],"use":[24],"possible":[26],"by":[27],"utilizing":[28],"webpage":[30],"environment":[31],"the":[33,57,85],"user":[34,37],"interface.":[35],"The":[36],"offered":[39],"selection":[41],"available":[43],"modules":[44],"and":[45],"can":[46],"place":[47],"them":[48],"on":[49,66,84],"grid,":[51],"creating":[52],"final":[54],"design":[55],"with":[56,79],"desired":[58],"characteristics.":[59],"application,":[61],"although":[62],"bit":[64],"limited":[65],"its":[67],"own,":[68],"stands":[69],"proof":[72],"concept":[74],"future":[77],"project":[78],"bigger":[81],"scope,":[82],"even":[83],"CPU":[86],"core":[87],"level.":[88]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}